期刊文献+

基于控制流的混合指令预取 被引量:8

Hybrid Instruction Prefetch Based on Control Flow
下载PDF
导出
摘要 取指令能力的高低对微处理器的性能有很大影响 .指令预取技术能够有效地降低指令Cache的访问失效率 ,提高微处理器的取指令能力 ,进而提高微处理器的性能 .本文提出了一种基于程序控制流的混合指令预取机制 ,它采用顺序预取和非顺序预取相结合的方式将指令提前读入指令Cache .模拟结果显示 ,该方法能够有效地提高指令Cache访问的命中率 ,并具有实现简单 。 Instruction supply can influence processor performance greatly. Instruction prefetching is an effective mechanism to reduce instruction cache miss rate. It proposes an instruction prefetching mechanism based on program control flow graph, while sequential prefetch and non-sequential prefetch are both employed to fetch instructions in advance. Experimental results show it can increase instruction cache hit rate effectively. It predicts program behavior statically so that it does not need any complex hardware to predict and restore.
出处 《电子学报》 EI CAS CSCD 北大核心 2003年第8期1141-1144,共4页 Acta Electronica Sinica
基金 8 63高技术研究发展计划 (No .2 0 0 1AA1 1 1 0 50 )
关键词 控制流图 指令预取 分支预测 Computer programming Microcomputers
  • 相关文献

参考文献9

  • 1J Pierce, T Mudge. Wrong-path instruction prefetching [ A ]. The 29th International Symposium on Microarchitecture [ C]. Paris:IEEE. Computer Society Press, 1996.165 - 175.
  • 2D Joseph, D Gnmwald. Prefetching using matkov predictors [ A ]. The 24th Annual International Symposimn on Computer Architecture [ C ].Denver: ACM Press, 1990.252 - 263.
  • 3N Jouppi. Improving direct-mapped cache performance by the addition of a small fully associative cache and prefetch buffers [A] .Proceedings of the 17th Annual International Symposium on Computer Architecture[C]. Barcelona: ACM Press, 1990.388 - 397.
  • 4C Xia,J Torrellas. Instruction prefetching of systems codes with layout optimized for reduced cache misses [A] .The 23th Annual International Symposium on Computer Architecture[C]. Philadelphia: ACM Press,1996.271 - 282.
  • 5I K Chen, C C Lee, T N Mudge. Instruction prefetching using branch prediction information [A] .In 1997 International Conference an Computer Design [C]. Austin: IEEE Computer Society Press, 1997. 593 -601.
  • 6J E Smith,W -C Hsu. Prdetching in supercomputer instruction caches[A] .Proceedings of the 1992 ACM/IE.EE conference an Supercomputing [ C ]. Minneapolis: IE.EE Computer Society Press, 1992. 588 - 597.
  • 7G Reinman, B Calder,T Austin. Fetch directed instruction prefetching[A] .In Proceedings of the 32nd Annual International Symposium on Microarchitecture [ C]. Haifa: IEEF. Computer Society Press, 1999.16- 27.
  • 8D Krfft. Lockup-free instruction fetch/prefetch cache organization.[A] .In 8th Annual lntermational Symposium of Computer Arehiteeture[C]. Minneapolis: IEEE, Congsater Society Press, 1981.81 - 87.
  • 9K Faxkas, N Jouppi. Complexity/performance trdeoffs with non-blocking loads [A]. In 21st Annual International Symposium on Computer Architecture [ C ]. Chicago: IEEE Computer Society Press, 1994.211 -222.

同被引文献87

  • 1周宏伟,张民选.高性能微处理器中采用多种预取技术的指令Cache设计[J].计算机工程与科学,2004,26(11):103-105. 被引量:2
  • 2陈书明,李振涛,万江华,胡定磊,郭阳,汪东,扈啸,孙书为.“银河飞腾”高性能数字信号处理器研究进展[J].计算机研究与发展,2006,43(6):993-1000. 被引量:29
  • 3吴佳骏,冯晓兵,张兆庆.非线性规律访存操作的数据预取技术[J].计算机研究与发展,2007,44(2):355-360. 被引量:1
  • 4Karl Pettis, Hansen Robert C. Profile guided code positioning [C] //Proc of the ACM SIGPLAN'SO Conf on Programming Language Design and Implementation. New York: ACM, 1990: 16-27
  • 5Gloy Nikolas, Smith Michael D. Procedure placement using temporal-ordering information [J]. ACM Trans on Programming Languages and Systems, 1999, 21 (5) : 977- 1027
  • 6Hashemi A, Kaeli D R, Calder B. Efficient procedure mapping using cache line coloring [C]//Proc of the Int Conf on Programming Language Design and Implementation. New York: ACM, 1997:171-182
  • 7Kalamatianos J, Kaeli D R, Temporabbased pr&:edure reordering for improved instruction cache performance [C]//Proc of the 4th Int Conf on High Performance Computer Architecture. Los Alamitos, CA: IEEE Computer Society, 1998: 244-253
  • 8Luk Chi-Keung, Todd C. Mowry: Architectural and compiler support for effective instruction prefetching: A cooperative approach [J]. ACM Trans on Computer System, 2001, 19(1): 71-109
  • 9Smith A. Sequential program prefetching in memory hierarchies [J]. IEEE Computer, 1978, 11(2): 7-21
  • 10Xia C, Torrellas J. Instruction prefetching of systems codes with layout optimized for reduced cache misses [C] //Proc of the 23rd Annual Int Symp on Computer Architecture. New York: ACM, 1996:271-282

引证文献8

二级引证文献11

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部