期刊文献+

深亚微米槽栅PMOSFET特性研究

Study on the Characteristics for Deep-Sub-Micron Grooved-Gate PMOSFET
下载PDF
导出
摘要 基于流体动力学能量输运理论,对槽栅PMOSFET器件的端口特性进行了仿真研究,包括栅极特性、漏极驱动能力和抗热载流子性能等。仿真结果表明,与平面器件相比,槽栅结构很好地抑制了短沟道效应和漏感应势垒降低效应,并具有较好的抗热载流子性能,但其漏极驱动能力低于平面器件,并从内部物理机制上解释了上述区别。 Based on the hydrodynamic energy transport model, the port electrical characteristics of groovedgate PMOSFET′s are studied, including gate characteristics, drain characteristics and hotcarriereffects. Compared with the conventional planar devices, the results manifest that groovedgate PMOSFET′s suppress the shortchanneleffect and drain induced barrier lowering effect, while the hotcarriereffect immunity is good, but the drain driving capability is lower than those planar ones. Finally the differences mentioned above are analyzed from the aspect of interior physical mechanism.
出处 《电子器件》 CAS 2003年第3期233-239,共7页 Chinese Journal of Electron Devices
关键词 槽栅 PMOSFET 栅极特性 漏极特性 热载流子效应 grooved-gate PMOSFET gate characteristics drain characteristics hot-carrier-effect
  • 相关文献

参考文献15

  • 1任红霞.[D].西安电子科技大学,1999年12月.
  • 2任红霞.深亚微米槽橱CMOS器件特性研究[D]:博士后研究工作报告[R].西安电子科技大学,1999年12月..
  • 3Sai-Halasz G A. Design and experimental technology for 0. 1- um gate-length low-temperature operation FET' s[J]. IEEE Electron Device Left, 1987, 8(12): 463-466.
  • 4Omura Y, Nakushima S, lzumi K, et al. 0. 1-um ultra thinfilm CMOS devices using SIMOX substrate with 80 - nm -thick buried oxide layer[J]. IEDM Tech. Dig, 1991,675 -678.
  • 5Kimura S, Noda H, Hisamoto D, et al. A 0. 1-um gate elevated source and drain MOSFET fabricated by phase - shifted lithography[J]. IEDM Tech Dig, 1991, 950 - 952.
  • 6Yu B, Clement H J, Edward D, et al. Short-channel effect improved by lateral channel-engineering in deep-sub-micron meter MOSFET's[J]. IEEE Trans Electron Devices, 1997,44(4) : 627 - 633.
  • 7Shamarao P, Ozturk M C. A study on channel design for 0.1um buried P-channel MOSFET's[J]. IEEE Trans. Electron Devices, 1996, 43(11):1942- 1949.
  • 8Fiegna C, Iwal H, Wada T, et al. Scaling the MOS transistor below 0. 1um : methodology, device structures, and Technology requirements [ J]. IEEE Trans Electron Devices,1994, 41(6): 941-950.
  • 9Colinge J P. Subthreshold slope of thin-film SO1 MOSFET' s[J]. IEEE Electron Device Lett, 1986, 7(6): 244- 2A6.
  • 10Raychaudhuri A, Deen M J, Kwan W S, et al. Features and mechanisms of the saturating hot-carrier degradation in LDDNMOSFET' s[J]. IEEE Trans Electron Devices, 1996, 43(7): 1114- 1121.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部