期刊文献+

仿真技术在半导体和集成电路生产流程优化中的应用 被引量:1

Simulation technology application in optimal semiconductor and integrated circuit manufacturing process management
下载PDF
导出
摘要 半导体和集成电路制造是一个流程高度复杂,资金高度密集的加工过程。集成电路制造的特殊性表现在产品工序的繁多,对设备的高利用率要求,和“再进入”(Re-entry)的流程特点。这种特殊的工艺流程特点决定了半导体集成电路工序中的排队优化选择策略比其他制造行业更为复杂,对生产效率和制造周期有更直接的影响。本文通过EXTEND仿真软件对英特尔的一个微型晶圆试验台进行初步研究,来说明计算机仿真手段在半导体集成电路生产流程优化中的作用。 The process of semiconductor and IC manufacturing is highly complex and capitalintensive. The unique complexity exhibited in semiconductor industry comes from multiple productmix, high demand for machine utilization and, 're-entry' characteristic. In addition, re-work fromquality fluctuation, batch process, flexible changeover and setup and quick response to cycle time allimpose great challenges to production scheduling and optimal resource allocation. Cycle time reduc-tion has been one of most important research subjects in semiconductor industry domestically andinternationally. By using EXTEND simulation package, research on the Mini-FAB model proposedby Intel was carried out. The simulation shows that a policy that could reduce the variability of theWIP flow among process steps would normally reduce the mean cycle time and overall variability.
出处 《半导体技术》 CAS CSCD 北大核心 2003年第10期33-36,共4页 Semiconductor Technology
关键词 仿真技术 半导体 集成电路 EXTEND软件包 制造工艺流程 排队策略 制造周期 EXTEND simulation semiconductor and IC manufacturing production sequencing queuing policies cycle time reduction
  • 相关文献

参考文献5

  • 1KEMPF K.Detailed description of multiple product reentrant semiconductor manufacturing system example,[R].Prepared report, Intel Corp, Tech, and Manufacturing Group, 1994,.
  • 2COLLINS D W,HOPPENSTEADT F C.Investigation of minimum inventory variability scheduling policies in a large semiconductor manufacturing facility[A].1997 American Control Conf[C]. Albuquerque, New Mexico, 1997
  • 3LU S C H, RAMASWAMY D, KUMAR P R.Efficient scheduling policies to reduce mean and variance of cycle-time in somiconductor manufacturing plants[J].IEEE Trans on Semiconductor Manufacturing, 1994,7, 374-385.
  • 4WEIN L M.Scheduling semiconductor wafer fabrication[J].IEEE Trans Semiconductor Manufacturing, 1988, 1, 115-130
  • 5KUMAR P R.Re-entrant lines[J].Queueing Systems:Theory and Applications: Special Issue on Queueing Networks, 1993,13, 87-110.

同被引文献5

  • 1Liao Da-Yin,Chang Shi,Ren Shou,Chien Cheng-Chung.Daily scheduling for R&D semiconductor fabrication[J].Semiconductor Monufacturing,1996,9(4):550-561.
  • 2Uzsoy R,et al.A view of production planning and scheduling models in the semiconductor industry part I: system characteristics,performance evaluation and production planning[J].IIE Trans,1992,24(4):47-60.
  • 3Kumar P R.Re-entrant lines queueing systems:theory and applications[J].Special Issue on Queueing Networks,1993,13(1):87-110.
  • 4Wein L M.Scheduling semiconductor wafer fabrication[J].IEEE Trans Semiconductor Manufacturing,1988,(1):115-130.
  • 5Lu S H,Kumar P R.Distributed scheduling based on due dates and buffer priorities[J].IEEE Trans on Automatic Control,1991,36(12):1406-1416.

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部