摘要
介绍了一种由10MHz高稳参考源生成10.24 MHz高稳信号的频率变换器解决方案。这种设计方案基于直接数字频率合成技术(DDS),对于DDS器件不再使用内部或外部高次倍频电路,输出频率、相位可步进调节。合成的10.24MHz信号经过后续噪声抑制、滤波处理后可作为锁相环电路的高稳时钟参考,进而提高锁相环电路输出信号频率的准确度和稳定度。
This paper introduced a frequency converter from 10 MHz to 10.24 MHz.In this digitalproject,we used MCU and DDS(direct digital frequency synthesis),the multiplier is not be used in this DDS circuit,and the frequency and phase can be flexible adjusted.The synthesized 10.24 MHz signal can be used as a stable reference clock for PLL circuit after noise suppression and filtering,thus improving the accuracy and stability of the output signal frequency of PLL circuit.
作者
张晓华
王群颖
王卫国
李娟
ZHANG Xiao-hua;WANG Qun-ying;WANG Wei-guo;LI Juan(Hubei General Corps of Armed Police,Wuhan 430062,China;Wuhan Institute of Marine Electric Propulsion,Wuhan 430064,China;Basic Courses Department of Logistics University of PAP,Tianjin 300361,China;Office Collage of Chinese Armed Police,Chengdu 610213,China)
出处
《时间频率学报》
CSCD
2019年第2期162-168,共7页
Journal of Time and Frequency
关键词
频率变换器
噪声抑制
滤波
frequency converter
noise reduction
filtering