期刊文献+

高速crossbar控制算法iDRR及其性能分析 被引量:7

iDRR Algorithm in High-speed Crossbar and Its Performance Analysis
下载PDF
导出
摘要 DRR(DualRound Robin)算法[6] 是一种公平、高效、可扩展性强、硬件实现简单的crossbar控制算法 .为了进一步改善算法的时延性能和公平性 ,文中提出了多重迭代DRR算法 ,即iDRR算法 ,它继承了DRR算法所有优点 .仿真结果表明iDRR算法可达到 10 0 %吞吐量 ,在时延性能和公平性方面都优于DRR算法 .使用可编程逻辑器件实现了基于iDRR算法的仲裁器 ,工作频率达 80MHz,可支持 10Gbps速率的输入端口 ,可用于超高速。 Dual Round-Robin(DRR)algorithm[6] is a crossbar control algorithm that is fair, highly efficient, scalable and easy to implement by hardware. To improve delay performance and fairness about DRR algorithm, we advance DRR to iDRR which can run in iterations and inherits all of advantages of DRR. The results of simulation indicate that iDRR can achieve 100% throughput, furthermore, both delay performance and fairness about iDRR precede that about DRR. We implement arbiter based on iDRR by programmable logic device which can operate at clock frequency of 80 MHz. It can support 10 Gbps input ports, and can be used in super high speed and large capacity routers.
出处 《电子学报》 EI CAS CSCD 北大核心 2003年第10期1465-1468,共4页 Acta Electronica Sinica
基金 国家"8 63"支持课题 (No .2 0 0 1AA1 2 1 0 63)
关键词 输入排队 匹配算法 VOQ DRR iDRR Computer simulation Packet switching Programmable logic controllers Queueing networks Routers
  • 相关文献

参考文献10

  • 1孙志刚,苏金树,卢锡城.高效的Crossbar仲裁算法——ISP[J].计算机学报,2000,23(10):1078-1082. 被引量:12
  • 2彭来献 田畅 郑少仁.基于iSLIP算法的高速交叉矩阵调度器的FPGA设计与实现[A]..第十五届南京地区研究生通信年会论文集[C].中国南京,2000.475-480.
  • 3Nick Mckeown et al.The tiny tera: A packet switch care[J]. IEEE Micro Magazine, 1997,17:26 - 33.
  • 4M J Karol, M Hluchyj and S Morgan. Input versus output queuing on a space-division packet switch[J].IEEE Trans. On Communications,1987,35 : 1347 - 1356.
  • 5Cisco Inc. Cisco 12000 series-lnternet Router. Product Overview[ Z ]. http://www.cisco.com, Oct 2001.
  • 6Partridge C et al. A 50-Gb/s IP router[J]. IEEE Trans. oft Networking, 1998,6:237 - 248.
  • 7N Mckeown. Scheduling algorithm for input-queued cell switches[ D ].Ph. D Thesis, UC Berkeley, May 1995.
  • 8H J Chao and J S Park. Centralized contention resolution schemes for a large-capacity optical ATM switch[A]. Proc. IEEE ATM Workshop,Fairfax, VA. USA[ C]. 1998.11 - 16.
  • 9Yihan Li, Shivendra Panwar, H Jonathan Chao. On the performance of a dual round-robin switch [ A]. IEEE INFOCOM' 2001 [ C]. AK, USA,2001.1688 - 1697.
  • 10Pankaj Gupta, Nick Mckeown. Design and Implementation of a fast crossbar scheduler[J]. IEEE Micro Magazine, 1999,19:20-28.

二级参考文献6

  • 1Craig Partridge et al.A 50-Gbps IP router[].IEEE ACM Transactions on Networking.1998
  • 2Richard,Dimitrio.Two-dimensional round-robin schedulers for packet switches with multiple input queues[].IEEE ACM Transactions on Networking.1994
  • 3McKeown N.Scheduling algorithms for input -queued switches[Ph D dissertation][]..1995
  • 4McKeown N,Izzard M.The tiny tera: A packet switch core[].IEEE Micro Magazine.1997
  • 5Keshav S,Sharma R.Issues and trends in router design[].IEEE Communications Magazine.1998
  • 6Anderson,Owicki.High speed switch scheduling for local area networks[].ACM Transactions on Computer Systems.1993

共引文献12

同被引文献62

  • 1谭玉平.通信网络中的拥塞控制[J].江苏通信技术,2004,20(3):33-35. 被引量:2
  • 2杜慧军,罗俊.基于DiffServ协议中带宽分配的公平性[J].吉林大学学报(理学版),2005,43(2):167-173. 被引量:6
  • 3王荣,陈越.在CICQ交换结构下实现分布式的输入排队DRR分组公平调度[J].计算机应用,2005,25(7):1488-1490. 被引量:1
  • 4彭来献 田畅 郑少仁.基于iSLIP算法的高速交叉矩阵调度器的FPGA设计与实现[A]..第十五届南京地区研究生通信年会论文集[C].中国南京,2000.475-480.
  • 5H J Chao,J S Park. Centralized Contention Resolution Schemes fox A Large-Capacity Optical ATM Switch[C].In:Proc IEEE ATM Workshop,Fairfax,VA USA, 1998:11~16.
  • 6M J Karol,M G Hluchyj,S P Morgan. Input Versus Output Queuing on a Space Division Packet Switch[J].IEEE Trans on Communications,1987;35(12): 1347~1356.
  • 7N Mckeown. Scheduling algorithm fox input queued cell switches[D].Ph D Thesis. UC Berkeley,1995-05.
  • 8N Mckeown et al.The tiny tera:A packet switch core[J].IEEE Micro Magazine, 1997; 17: 26~33.
  • 9Cisco Inc. Cisco 12000 series-Intemet Router. Product Overview,http://www. Cisco.com, 2001 - 10.
  • 10N Mckeown,A Mekkittikul,V Anantharam et al. Achieving 100%Throughput in a Input-Queued Switch[J].IEEE Trans on Communications, 1999;47(8): 1260~1267.

引证文献7

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部