2EVERS M, YEH T Y. Understanding branches and designing branch predictors for high performance microprocessors[J]. Proc of the IEEE, 2001, 89(11):1610-1620.
3GOLZE U. VLSI Chip Design with the Hardware Description Language VERILOG[M]. Springer-Verlag Berlin Heidelberg, New York, 1996.
