期刊文献+

基于事务形式验证(TBFV)及8051的TBFV模型 被引量:2

Transaction Based Formal Verification (TBFV) and TBFV Models for 8051
下载PDF
导出
摘要 提出了一种基于事务的形式验证方法(TBFV),为待验证的系统构造功能验证模型,每个模型包括指令序列、输入变量、输出变量、输出函数、输出判定函数.这些可用Kripke结构来描述.这些功能验证模型实现了特定的事务,从而可以将一般的验证要求映射为具体的实现属性.这样,验证者无需了解设计的细节,可在较高层次上对系统行为进行验证.为了证明该方法的效率,分别用该方法和传统的形式验证方法验证了8051的RTL实现.8051中所有的指令都进行了验证,并给出了相应的功能验证模型.实验结果表明,采用该方法可大大节省验证工程师的时间.功能验证模型和验证指令可以在其他设计中复用. A TBFV (transaction based formal verification) methodology for verification of circuit system was presented. The functional verification models should be constructed for the system under validation. Every model includes instruction sequence, input variables, output variables, output functions and output judgment functions. They can be described in Kripke structure. These functional verification models implement some specific transactions, can map the common verification requirements into detailed implementation properties, so the validation engineer can verify their system at a behavior level, needn't understand the detailed implementation. For illustration, the RTL implementation of 8051 is verified in this method and in the traditional formal verification method respectively. All the instructions in 8051 are verified, and the functional verification models are given. The experimental results show that this method can greatly save the time. The functional verification models and verification instructions can be reused in other designs.
作者 王彬 林争辉
出处 《上海交通大学学报》 EI CAS CSCD 北大核心 2003年第10期1574-1577,共4页 Journal of Shanghai Jiaotong University
基金 美国国家科学基金(5978EastAsiaandPacificProgram-9602485) 国家教育部博士点基金资助项目
关键词 基于事务的形式验证 功能验证模型 状态爆炸 transaction based formal verification(TBFV) functional verification model state explosion
  • 相关文献

参考文献5

  • 1McMillan K L. Symbolic model checking: an approach to the state explosion problem [D]. Pittsburgh: Carnegie Mellon University Publication,CMU-Cs-92-131,1992.
  • 2Cadence Corporation. Transaction based verification [EB/OL]. http ://www. cadence. com/. 2001.
  • 3Mokkedem A, Hosabettu R, Jones M, et al. Formalization and analysis of a solution to the PCI 2. 1 bus transaction ordering problem [J]. Formal Methods in System Design, 2000,16 (1) : 93- 119.
  • 4Hosabettu R M. Systematic verification of pipelined microprocessors[D]. Salt Lake City :University of Utah,2000.
  • 5Velev M N, Bryant R E. Effective use of boolean satisfiability procedures in the formal verification of superscalar and VLIW microprocessors [J]. Journal of Symbolic Computation, 2003,35 (2) : 73 -106.

同被引文献22

  • 1牛振兴,杜旭.使用SystemC进行基于事务的验证[J].计算机应用,2006,26(3):708-710. 被引量:3
  • 2Coil M H, Gardiner C. Principles of IP-based design [ Z ]. IP Forum Munich, 2001.
  • 3Bergeron Janick. Writing Testbenches-functional Verification of HDL Models [ M ]. Boston, Kluwer Academic Publisher, 2000.
  • 4Michael Keating. Reuse Methodology Manual for System- on-a-chip Design ( Third Edition) [ M ]. Kluwer Academic Publishers, 2002.
  • 5Brahme Dhananjay S, Cox Steven, Gallo Jin, et al. The Transaction Based Verification Methodology [ EB/OL]. http ://www. mentor. com,2007-12-10.
  • 6Microsoft, Intel. Universal Serial Bus Specification ( Revision 1.1 ) [ EB/OL]. http ://www. usb. org, 1998-01-01.
  • 7Axelson Jan. Unversal Serial Bus Complete[M].陈逸,等译.北京:中国电力出版社,2001.
  • 8[美]拉申卡,帕特森,信赫.系统芯片(SoC)验证方法与技术[M].孙海平,丁健译.北京:电子工业出版社.2005.
  • 9Bose P,Albonesi D H,Marculescu D. Guest editors' introduction:Power and complexity aware design[J].IEEE Micro,2003,(05):8-11.
  • 10Girard P,Landrault C,Pravossoudovitch S. Comparison between random and pseudo-random generation for BIST of delay,stuck-at and bridging faults[A].Palma de Mallorca:IEEE,2000.121-126.

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部