期刊文献+

基于单元故障模型的树型加法器的测试 被引量:3

Testing of Tree Adder Based on Cell Fault Model
下载PDF
导出
摘要 首先分析了树型加法器的原理 ,总结了其运算特性 .其次在介绍单元故障模型的基础上分析了树型加法器的测试向量生成 .分析结果表明 ,5n - 1个测试向量可以实现树型加法器中所有单元故障的检测 .这些测试向量具有很好的规则性 ,能够利用片上测试向量生成器实现 ,适合于应用内建自测试技术测试 .基于此 ,作者提出了一种内建自测试的测试结构 ,测试时只需存储 7个籽测试向量 ,其它测试向量可以在这 7个籽测试向量的基础上通过循环移位实现 .最后给出了实验分析结果 . Based on cell fault model, the paper studies test pattern generation and self test of tree adder, which is frequently used in the high performance processors. Firstly, the paper analyzes the tree adder's principle and concludes its properties. Secondly, based on the introduction of cell fault model, which is fit for the testing of regular circuits, the paper presents a complete solution to tree adder testing. In conclusion, 5n-1 test patterns are enough to exhaustedly test all detectable cell faults and any modification of tree adder is not required. Experiment results show that these patterns can guarantee that all cell faults are tested. These patterns have high regularity and can be effectively produced on-chip as required for BIST. Furthermore, a kind of test structure suited for BIST is presented. When testing, only 7 seed patterns are memorized and all other test patterns can be realized by loop shifting.
出处 《计算机学报》 EI CSCD 北大核心 2003年第11期1494-1501,共8页 Chinese Journal of Computers
基金 国家"八六三"高技术研究发展计划重点项目 ( 2 0 0 2AA1Z0 3 0 ) 国家自然科学基金 ( 60 10 60 0 4)资助
关键词 树型加法器 测试 单元故障模型 集成电路 Adders Digital circuits Mathematical models Testing
  • 相关文献

参考文献11

  • 1Blanton R D, Hayes J P. On the design of fast, easily testable ALU's. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000, 8(2):220~223
  • 2Han Kyung-Nam, Han Sang-Wook, Yoon Euisik . A new adder scheme with reduced P, G signal generations using redundant binary number system. In:Proceedings of the 2000 IEEE International Symposium on Circuits and Systems, Geneva Switzerland, 2000. 633~636
  • 3Brent R P, Kung H T. A regular layout for parallel adders. IEEE Transactions on Computers, 1982,C-31(3):260~264
  • 4Hsu J, Bair O. A compiler for optimal adder design. In:Proceedings of the IEEE 1992 Custom Integration Circuits Conference, Boston Massachusetts, 1992. 25.6.1~25.6.4
  • 5Kazumasa Suzuki, Masakazu Yamashina, Takashi Nakayama, et al. A 500MHZ, 32bit, 0.4μm CMOS RISC Processor. IEEE Journal of Solid State Circuits, 1994,29(12):1464~1473
  • 6Becker B. Efficient testing of optimal time adders. IEEE Transactions on Computer, 1988,37(9):1113~1120
  • 7Arjhan C, Deshmukh R G. A novel fault-model for regular and irregular parallel-prefix adders. In:Proceedings of Southeastcon'98, Orlando Florida,1998.397~400
  • 8Wagh M, Chen C-I H. The high-level design synthesis with redundancy for high speed testable adders. In:Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, Orlando Florida , 1999. 358~361
  • 9Wagh M, Chen C-I H. Testability Synthesis for Jumping Carry Adder. In:Proceedings of the 12th Annual IEEE International ASIC/SOC Conference, Washington DC, 1999. 130~134
  • 10Blanton R D, Hayes J P. Testability of convergent tree circuits. IEEE Transactions on Computer, 1996,45(8):950~963

同被引文献16

  • 1王廷才.基于Multisim的电路仿真分析与设计[J].计算机工程与设计,2004,25(4):654-656. 被引量:38
  • 2赵保华,钱兰,周颢,郭雄辉.基于有限状态机的错误诊断算法[J].电子与信息学报,2006,28(9):1679-1683. 被引量:3
  • 3陈芳,黄秋萍.基于多种EDA工具的ASIC设计[J].半导体行业,2006(5):42-46. 被引量:2
  • 4Yang Decai Chen Guangju Xie Yongle.Low overhead design-for-testability for scan-based delay fault testing[J].Journal of Systems Engineering and Electronics,2007,18(1):40-44. 被引量:3
  • 5Dirk Jansen.电子设计自动化手册[M].王丹,童如松,译.北京:电子工业出版社,2005:15-29.
  • 6Evgueni Goldberg, Mukul R. Prasad and Robert K. Brayton. Using SAT for Combinational Equivalence Checking [ C ]. In Proceedings of the Design Automation and Test in Europe Conference, Mar. 2001:114 -121.
  • 7Gandolfi K, Mourtel C, Olivier F. Electromagnetic analysis:Concrete resuits [ C ]. In Proceeding of 3rd International Workshop on Cryptographic Hardware and Embedded Systems( CHES), C, K, Koc, D. Naccache and C. Paar. Eds, vol. 2162 of LNCS, Springer-Verlag,2001:255 -265.
  • 8The national technology roadmap for semiconductors[Z]. Semiconductor Industry Association, 1999.
  • 9Blanton R D, Hayes J P. On the design of fast, easily testable ALU's [J]. IEEE Trans Very Large Scale Integration Systems, 2000, 8(2): 220-223.
  • 10Brent R P, Kung H T. A regular layout for parallel adders [J]. IEEE Trans Computers, 1982; 31 (3) :260-264.

引证文献3

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部