期刊文献+

推断与推测技术在现代高性能微处理器设计中的应用研究 被引量:5

The Application Research of Predication & Speculation for Modern High Performance Microprocessor Design
下载PDF
导出
摘要 在现代高性能微处理器设计中 ,推断和推测成为开发指令级并行性ILP(InstructionLevelPara llelism)的两种重要技术途径 .推断的目的是打破程序间固有的控制流程 ,将控制相关转变为数据相关 ,使指令级并行性识别从一个基本块扩大为一个超块 .推测执行是为打破分支或访存引起的相关问题而进行的操作 ,进一步分为控制推测和数据推测 .控制推测的目的是打破分支和其他操作间的相关性 ,进而由编译器在一个超块内识别并行性 ,减小控制相关的高度 .数据推测则是消去访存相关 ,提高指令级并行度 .该文首先对推断和推测本身进行分析 ,然后在此基础上进一步将推断、推测技术相结合 ,并应用于高性能媒体处理器的设计中 .性能评价和比较结果显示 ,两种技术相结合将比任何一种技术都更加行之有效 . Predication&speculation are key techniques in the design of modern high- performance microprocessors in order to expose sufficient amounts of instruction level parallelism to the hardware. The predication whose purpose is to change the original program control flow can be able to convert control dependency to data dependency. The predication can also be used to identify the instruction level parallelism from a basic block to a hyperblock. The speculation can eliminate dependency problem caused by branch or memory access. Control speculation and data speculation are chief components of the speculation. Control speculation can eliminate dependency problem between branch and other operations. In this way, compiler can be able to identify instruction level parallelism in a hyperblock and decrease the height of control dependency. Data speculation can remove the dependency of memory access and increase the instruction level parallelism. Both of these two techniques have individually been analyzed in this paper. In the mean time, we focus on the study of the combination with each other. Both of these two techniques are used in our high performance media microprocessor design. Performance evaluation and comparison show that both of the two techniques can be elegantly combined to achieve much better performance than each individual of them.
出处 《计算机学报》 EI CSCD 北大核心 2003年第11期1575-1580,共6页 Chinese Journal of Computers
基金 国家"九七三"重点基础研究发展规划项目 (G19990 3 2 90 4)资助
关键词 微处理器 设计 推断技术 推测技术 超标量处理器 instruction level parallelism predication & speculation super -scalar VLIW
  • 相关文献

参考文献8

  • 1Michael S, Schlansker B, Rau R. EPIC: Explicitly parallel instruction computing. IEEE Computer,2000,2: 38~45
  • 2Colwell R P, Nix R P, O' Donnell J J, Papworth D B, Rodman P K. A VLIW architecture for a trace scheduling compiler. In: Proceedings of the 2nd International Conference on Architectural Support for Programming Languages and Operating Systems, 1987. 180~192
  • 3Gov R et al. Next-generation media processors and their impact on medical imaging. In:SPIE Proceedings of the Medical Imaging Conference 1999, 3655: 47~58
  • 4Smith M D, Lam M S, Horowitz M A. Boosting beyond static scheduling in a superscalar processor. In: Proceedings of the 17th International Symposium on Computer Architecture, 1990. 344~354
  • 5Mahlke S A, Hank R E, McCormick J, August D I, Hwu W W. A comparison of full and partial predicated execution support for ILP processors. In: Proceedings of the 22th International Symposium on Computer Architecture, 1995. 138~150
  • 6Mahlke S A, Chen W Y, Bringmann R A, Hank R E, Hwu W W, Rau B R, Schlansker M S. Sentinel scheduling: A model for compiler-controlled speculative execution. ACM Transactions on Computer Systems, 1993, 11(4):126~137
  • 7Shan Rui. High performance media processor microarchitecture report. Digital Integration Department, Institute of Acoustics,Chinese Academy of Sciences ,Beijing: Technical Report, 2001(in Chinese)(单睿. 高性能媒体处理器体系结构设计报告. 中国科学院声学研究所,北京:技术报告,2001)
  • 8Lee W, Basoglu C. MPEG-2 decoder implementation on MAP1000A media processor using C language. In: SPIE Proceedings Media Processors 2000, 2000, 3970: 27~36

同被引文献21

  • 1赵荣彩,唐志敏.低功耗SMT体系结构研究[J].计算机工程与设计,2002,23(8):7-12. 被引量:6
  • 2赵新源,郭松柳,汪东升.单芯片多处理器结构功耗评估方法研究[J].计算机工程与设计,2006,27(18):3311-3313. 被引量:1
  • 3James R. Larus. Assemblers, Linkers, and the SPIM Simulator.
  • 4Free Software Foundation (FSF) [ EB/OL ], http ://www. gnu. org,2002.
  • 5Alfred V. Aho, Ravi Sethi and Jeffrey D. Ullman. Compilers- Principles, Techniques, and Tools. Pearson Education. [ M ].
  • 6David A. Patterson and John L. Hennessy. Computer Architecture: A Quantitative Approach P69 -P118. Morgan Kaufmann.
  • 7Jerry Huck, Dale Morris, Allan Knies. Introducing the IA-64architecture [J]. IEEE Micro, 2000,(9): 12-23.
  • 8Rau B R, Fisher J A. Instruction-level parallel processing: History, overview and perspective[J]. Journal of Supercomputing,1992,(11):9-50.
  • 9Hans-Peter Nilsson. Porting GCC for dunces[J]. Master Thesis,2000,(5):43-54.
  • 10Richard M Stallman. GNU compiler collection internals [Z].2002,(1):111-158.

引证文献5

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部