期刊文献+

一种新的高速计算机信号完整性分析技术 被引量:1

A New Signal Integrity Analysis Technology in High Speed Computer System
下载PDF
导出
摘要 随着计算机速度的显著提高,信号完整性问题已经成为高速计算机设计中的关键。本文详细介绍了一种新的信号完整性分析技术,通过集成泰克公司逻辑分析仪和数字荧光示波器,将物理层模拟信号,数据层数字信号时间相关的联合观测,可以有效定位,分析高速计算机系统中出现的故障问题,排除由于信号完整性问题导致的计算机系统错误。最后结合MC68340的处理器和高速总线。给出了高速信号完整性分析实例。 As computer signal rates climb dramatically,signal integrity problem has become the major challenge in high speed computer design. A new signal integrity analysis technology is described in this paper. It helps designer locate and debug signal integrity problems in high speed computer system. To integrate the digital storage oscilloscope with logical analyzer , it displays time-correlated views of both digital and analog waveforms on the same display. In the end it provides examples of how to debug signal integrity problems in high speed bus and MC68340 microprocessor.
作者 张楷 赵博
出处 《国外电子测量技术》 2003年第5期15-17,共3页 Foreign Electronic Measurement Technology
关键词 信号完整性 逻辑分析仪 高速计算机 信号反射 串扰效应 Signal integrity, signal reflections, cross talk, logic analyzer.
  • 相关文献

参考文献4

  • 1Howard Johnson Martin Graham. High-speed digital design: a handbook of black magic,Prentice Hall , 1993
  • 2John F. Wakerly. Digital Design Principles & Practices (Third Edition).高等教育出版社.2001年5月
  • 3Tektrnix, Inc . Tektronix Logic Analyzer Family Version 4.1 Software User manual. 2002
  • 4Tektronix, Inc. TLA 7QS QuickStart Technical Reference Manual. 1998

同被引文献8

  • 1谢永乐,孙秀斌,王玉文,胡兵,陈光.数字集成电路的混合模式内建自测试方法[J].仪器仪表学报,2006,27(4):367-370. 被引量:13
  • 2MALONE D W,HUMMEL R E.Electromigration in integrated circuits[J].Sol Sta Mater Sci,1997,22(3):199-238.
  • 3SAKURAI T.Closed-form expressions for inte rconnection delay,coupling and crosstalk in VLSI[J].IEEE Trans.on Electron Device,1993,40(1):118-124.
  • 4VITTAL A,MAREDSAREKSADOWSKA M.Crosstalk reduction for VLSI[J].IEEE Trans.on CAD,1997,15(3):290-298.
  • 5ISMAIL YI,FRIEDMANEG.DTT:direct truncation of the transfer function-an alternative to moment matching for tree structured interconnect[J].IEEE Trans.on CAD,2002,21(2):131-144.
  • 6DEL ORMEN,BELLEVILLEM,CHILOJ.Inductance and capacitance analytic formulas for VLSI interconnects[J].Electronics Letters,1996,32(11):996-997.
  • 7QI XNWANGGF,YUZP,et al.On-chip inductance modeling and RLC extraction of VLSI interconnects for circuit simulation[A].IEEE CICC[C].Orlando,IEEE,2000:487-490.
  • 8赵晶文,胡光锐.高速互连线耦合串扰分析[J].电子测量技术,2003,26(2):24-25. 被引量:1

引证文献1

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部