基于VLIW处理器的高性能数据通道设计及其VLSI实现

The VLSI Implementation of the High Performance Data Path Design in VLIW Processor

本文提出一种新的基于VLIW处理器的层次化数据通道的VLSI结构 ,通过独特的微码结构 ,十分方便地得到了具有可配置特征的高速数据通道的控制模型 ,模型能有效地改善系统扩展所需要的灵活性 ,适合构建高性能的媒体处理器阵列 .运用VHDL语言实现的硬件设计通过了系统仿真 .10 0MHz时钟频率下的最大数据吞吐率可达1 2 8Gbit/s .

A novel VLSI architecture of hierarchical data path,based on VLIW core,is presented.Specific microcode structure is employed to exploit high speed and reconfigurable data path model that can efficiently improve the flexibility in system extending.It is also particularly convenient for high performance media processor array implementation.The design was implemented with VHDL and passed system simulation.The maximum data throughput will reach 1.28Gbit/s at 100 MHz system clock.