期刊文献+

基于FPGA的集成电路测试系统设计探讨 被引量:4

Design of integrated circuit testing system based on FPGA
下载PDF
导出
摘要 随着集成电路的功能以及各种参数的大量增加,要想保证电路的可靠性,就必须重视集成电路的测试功能,在传统的测试过程中,对集成电路的测试是依靠有经验的测试人员使用信号发生器、万用表和示波器等仪器来进行测试的。这种测试方法测试效率低,无法实现大规模大批量的测试。为此,本文分析了基于FPGA集成电路测试系统的优越性,并选取某集成电路的老化测试系统设计为例进行重点探讨。 With the function of the integrated circuit and the tremendous increase of various parameters, in order to guarantee the reliability of the circuit, we must attach importance to integrated circuit testing capabilities, in the process of the traditional test, test of integrated circuit is rely on experienced testers use signal generator, instruments such as multimeter and oscillograph to test.This test method is inefficient and cannot be tested in large quantities. In this paper, the advantage of FPGA integrated circuit testing system is analyzed, and the design of the aging test system of an integrated circuit is discussed.
作者 潘慧峰
出处 《电子测试》 2017年第11X期26-27,共2页 Electronic Test
关键词 FPGA 集成电路 测试系统设计 FPGA Integrated circuit Test system design
  • 相关文献

参考文献3

二级参考文献107

  • 1王广丰,赵东标.基于ARM处理器的嵌入式数控系统[J].机械与电子,2007,25(2):26-28. 被引量:8
  • 2田家林,陈利学,寇向辉.FPGA在运动控制系统中的设计[J].制造技术与机床,2007(4):67-70. 被引量:7
  • 3Slimane-Kadi M, Brasen D, and Saucier G. A fast-FPGA prototyping system that uses inexpensive high-performance FPIC. Proc. 2nd Annual Workshop on FPGAs, Berkeley, 1994: 147-156.
  • 4Chinnery D and Keutzer K. Closing the Gap Between ASIC and Custom Tools and Techniques for High-Performance ASIC Design. Netherland: Kluwer Academic Publishers, 2002 157-158.
  • 5Altera Corporation. Hardcopy series handbook, http://www. altera.com.cn/literature/hb/hrd/hc_handbook.pdf, 2008, 9.
  • 6Kuon I and Rose J. Measuring the gap between FPGAs and ASICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26(2): 203-215.
  • 7Hamdy E and McCollum J, et al.. Dielectric based antifuse for logic and memory IC. International Electron Devices Meeting Technical Digest, San Francisco, 1988: 786-789.
  • 8Birkner J and Chan A, et al.. A very-high-speed field-programmable gate array using metalto-metal antifuse programmable elements. Microelectronics Yournal, 1992, 23(7): 561-568.
  • 9Birkner J and Chua H T. Programmable array logic circuit. U.S.Patent, 4124899, 1978.
  • 10Brown S and Rose J. FPGA and CPLD architectures. A tutorial. IEEE Design and Test of Computers, 1996, 12(2): 42-57.

共引文献222

同被引文献20

引证文献4

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部