期刊文献+

一种Mbist新型算法March 3CL的设计 被引量:4

Design for a new Mbist algorithm March 3CL
下载PDF
导出
摘要 制造工艺的不断进步,嵌入式存储器在片上系统芯片中的集成度越来越大,同时存储器本身也变得愈加复杂,使得存储器出现了一系列新的故障类型,比如三单元耦合故障。存储器內建自测试技术是当今存储器测试的主流方法,研究高效率的Mbist算法,是提高芯片成品率的必要前提。以SRAM的7种三单元耦合故障为研究对象,通过分析故障行为得到三单元耦合的72种故障原语,并且分析了地址字内耦合故障的行为,进而提出新的测试算法March 3CL。以2048X32的SRAM为待测存储器,利用EDA工具进行了算法的仿真,仿真结果表明,该算法具有故障覆盖率高、时间复杂度低等优点。 As the manufacturing process continues to advance,embeded memories have higher level of intergration on SOC,and at the same time the complexity of the memory itself make memories generate new fault types,such as 3-cell coupling faults Memory build in self-test has been the main methods of memory test,so an effective algorithm is an essential prerequisite to the yield improvement This paper points at seven categories of 3-cell coupling faults, we receive 72 kinds of fault primitive by analyzing the behavior of the 3-cell coupling fault,and we also analyze the faults in the same address,so a new test algorithm March 3 CL is proposed A 2048 X32 SRAM has been used for verifying March 3 CL by EDA tools,the result shows that this algorithm has the advantage of high fault coverage and short test time.
出处 《电子测试》 2017年第11X期50-52,47,共4页 Electronic Test
关键词 SRAM 存储器內建自测试 三单元耦合故障 MARCH算法 可测性设计 SRAM Memory built-in self test(Mbist) 3-cell Coupling Faults Algorithm March Design For Test
  • 相关文献

参考文献2

二级参考文献14

  • 1VAN DE GOOR A J, AL-ARS Z. Functional memory faults:a formal notation and a taxonomy [C]// Proc IEEE VLSI Test Symp. 2000: 281-290.
  • 2DEKKER R, BEENAKER F, THIJSSEN L. A realistic fault model and test algorithm for static random access memories[J]. IEEE Trans Comp Aid Des, 1990,9 (6) : 567-572.
  • 3BUSHNELL M L,AGRAWAL V D.超大规模集成电路测试--数字、存储器和混合信号系统[M].蒋安平,冯建华,王新安,译.北京:电子工业出版社,2005.
  • 4HAMDIOUI S, VAN DE GOOR A J, RODGERS M. March SS:a test for all static simple RAM faults [C]// Proc IEEE Int Workshop Memory Technol Des and Test. 2002: 95-100.
  • 5VAN DE C, OOR A J,GAYDADJIEV G. March LR:A memory test for realistic linked faults [C] // Proc IEEE VLSI Test Symp. 1996: 272-280.
  • 6RAJSUMAM R. System - on - a - chip : design and Test [ M ]. America: Advantest America R&D Center, Inc ,2000.
  • 7CHENG W W. SoC testing methodology and practice proceed- ings of the design [ C ]. Automation and Test in Europe Con- ference and Exhibition,2005.
  • 8Semicon Doctor Industry Association. International technology roadmap for semiconductors (ITRS) [ C]. 1999 Edition Test and Test Equipment, 1999 : 16 - 18.
  • 9Mentor Graphics Corp. Sacn and ATPG Process Guide VS. 2007_3 [ M]. Mentor Graphics Corp,2007.
  • 10KIM I, ZORIAN Y, KOMORIYA G. Bulit - in self - repair for embedded high density SRAM [ C ]. Proceedings of Interna- tional Test Conference. Washington DC : IEEE Computer So- ciety Press, 1995 : 1112 - 1119.

共引文献7

同被引文献22

引证文献4

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部