期刊文献+

基于BKDRHash的混合内存损耗均衡算法研究 被引量:1

The research of wear-leveling algorithm based on BKDRHash in hybrid memory
下载PDF
导出
摘要 相变存储器(PCM)是一种新型的非易失性存储器(NVM),与传统内存DRAM互有优势。基于DRAM和PCM的混合内存使得同时发挥DRAM与PCM各自的优势成为可能。然而,由于PCM写操作寿命有限,在设计混合内存的管理策略时,不仅要对混合内存体系结构进行设计,还需要设计一种损耗均衡算法对PCM写操作进行负载均衡优化。文中设计了一种损耗均衡算法,将写操作逻辑地址作为输入,使用BKDRHash函数对地址进行映射,实现PCM的损耗均衡。实验结果表明,文中提出的损耗均衡算法能够以很少的时延与功耗损失大幅提升PCM的使用寿命。 As an emerging Non-Volatile Memory( NVM),Phase Change Memory( PCM) can compensate with traditional DRAM memory for its own advantages. Hybrid memory based on DRAM and PCM makes it possible to play the respective advantages of DRAM and PCM simultaneously. However,because the life of the writing operation on PCM media is limited,researchers not only design a management strategy of hybrid memory,but also need to give a wear-leveling algorithm for writing operation on PCM. In this paper,a wear-leveling algorithm is designed. In order to achieve a more balance distribution,in this algorithm,the writing operation logical address is used as input,and the BKDRHash function is used for address mapping. Experimental results show that the proposed wear-leveling algorithm can greatly prolong the service life of PCM with little time delay and energy consumption.
出处 《微型机与应用》 2017年第11期15-18,22,共5页 Microcomputer & Its Applications
关键词 PCM DRAM 损耗均衡 BKDRHash函数 PCM DRAM wear-leveling algorithm BKDRHash function
  • 相关文献

参考文献1

二级参考文献54

  • 1刘金垒,李琼.新型非易失相变存储器PCM应用研究[J].计算机研究与发展,2012,49(S1):90-93. 被引量:5
  • 2刘波,宋志棠,封松林.我国相变存储器的研究现状与发展前景[J].微纳电子技术,2007,44(2):55-61. 被引量:14
  • 3Eilert S, Leinwander M, et al. Phase change memory: A new memory enables new memory usage models//Proceedings of the IEEE International Memory Workshop 2009 (IMW09). Monterey, USA, 2009:1-2.
  • 4Chen Y C, Rettner C T, Raoux S, et ah Ultra-thin phase- change bridge memory device using GeSb//Proceedings of the International Electron Devices Meeting. San Francisco, USA, 2006:777-780.
  • 5Lee B C, Ipek E, Mutlu O, et al. Architecting phase change memory as a scalable dram alternative. ACM SIGARCH Computer Architecture News, 2009, 37(3): 2-13.
  • 6Lee B C, Zhou P, Yang J, et al. Phase-change technology and the future of main memory. IEEE Micro, 2010, 30(1);143-143.
  • 7Zhou P, Zhao B, Yang J, et al. A durable and energy efficient main memory using phase change memory technology// Proceedings of the 36th Annual International Symposium on Computer Architecture. New York, USA, 2009:14-23.
  • 8Qureshi M K, Franceschini M M, Lastras-Montafio L A, et al. Morphable memory system: A robust architecture for exploiting multi-level phase change memories//Proceedings of the 37th Annual International Symposium on Computer Architecture. New York, USA, 2010:153-162.
  • 9Chen J, Winter Z, Venkataramani G, et al. rPRAM: Explo- ring redundancy techniques to improve lifetime of PCM-based main memory//Proeeedings of the Parallel Architectures and Compilation Techniques (PACT) International Conference. Galveston TX, USA, 2011:201-202.
  • 10Ferreira A P, Zhou M, Book S, et al. Increasing peru main memory lifetime//Proeeedings of the Conference on Design, Automation and Test in Europe. Leuven, Belgium, 2010: 914-919.

共引文献25

同被引文献16

引证文献1

二级引证文献11

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部