5Hammond L,Hubbert B A,Siu M,et al.The Stanford Hydra CMP.IEEE Micro,2000,20(2):71～84
6Falcon A,Santana O J,Ramyrez A,et al.Tolerating branch predictor latency on SMT.In:Proceedings of the 5^th International Symposium on High Performance Computing(ISHPC-V),2003.86～98
7Liu C,Sivasubramaniam A,Kandemir M.Organizing the last line of defense before hitting the memory wall for CMPs.In:Proceedings High Performance Computer Architecture,2004.HPCA-10.10th International Symposium,2004.176～185
8Kongetira P.A 32-way Multithreaded SPARC Processor.In Hot Chips 16.http://www.hotchips.org/archive/,2004
9Spracklen L,Abraham S G.Chip Multithreading:Opportunities and Challenges.High-Performance Computer Architecture,2005.HPCA-11.In:11^th International Symposium on,Feb.2005.248～252
10Moore C.POWER4 System Microarchitecture.In:Microprocessor Forum,2000
