期刊文献+

一种基于数据流驱动的混合粒度可重构阵列架构 被引量:3

A hybrid-grained reconfigurable architecture based on data stream
下载PDF
导出
摘要 粗粒度可重构阵列结构具有计算效率高的特点,但不能完美支持控制较复杂的算法.本文基于数据流驱动原理,提出了一种可重配置的混合粒度阵列架构,将细粒度可重构技术和粗粒度可重构技术相结合,实现了对控制密集型算法的支持,整个结构支持多发射循环迭代技术和空间展开循环迭代技术.通过对算法采取不同的映射方法和优化技术,相对于静态流执行情况至少可以获得15.6%的性能提升. The coarse-grained reconfigurable array has the characteristics of high computational efficiency,but it does not perfectly support the control of complex algorithms.Based on theprinciple of data stream driven,this paper proposes a hybrid-grained reconfigurable architecture,which support the algorithms of control-intensive by combining fine-grained reconfigurable technology and coarse-grained reconfigurable technology.The architecture supports techniques of loop iteration fast issue and loop iteration spatial expansion.By adopting different mapping methods,we can get at least 20 percentage performance improvement.
作者 俞磊 景乃锋 王琴 YU Lei;JING Nan-feng;WANG Qin(School of Electronic Information and Electrical Engineering,Shanghai Jiao Tong University,Shanghai 200240,China)
出处 《微电子学与计算机》 北大核心 2019年第5期19-22,28,共5页 Microelectronics & Computer
关键词 数据流驱动 可重构阵列 混合粒度 多发射 空间展开 data stream drive reconfigurablearray hybrid-grained fastissue spatial expansion
  • 相关文献

参考文献1

二级参考文献13

  • 1Cardoso J M P. Dynamic loop pipelining in data-driven architectures. In: Bagherzadeh N, Valero M, Ramirez A,eds. Proc 2nd Int Conf Comput Front. New York: ACM Press, 2005. 106-115.
  • 2Baumgarte V, Ehlers G, May F, et al. PACT XPP-A self-reconfigurable data processing architecture. J Super- comput, 2003, 26(2): 167--184.
  • 3Mei B, Vernalde S, Verkest D, et al. Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling. In: When N, Verkest Di, eds. Proc Conf Des, Aurora Test Eur. New York: IEEE Press, 2003. 10296--10301.
  • 4Barat F, Jayapala M, Beeck P O. Software pipelining for coarse-grained reconfigurable instruction set processors. In: Proc IEEE Int Conf VLSI Des. New York: IEEE Press, 2002. 338--344.
  • 5Hauser J R, Wawrzynek J. Garp: A MIPS processor with a reconfigurable coprocessor. In: Proc IEEE Int Syrup Field-Programmable Custom Computing Machines. New York: IEEE Press, 1997.16--21.
  • 6Rau B R. Iterative modulo scheduling: An algorithm for software pipelining loops. In: Proc ACM 27th Int Symp Microarchitecture. New York: IEEE Press, 1994. 63--74.
  • 7Lee M H, Singh H, Lu G, et al. Design and implementation of the MorphoSys reconfigurable computing processor. J VLSI Signal Processing-Systems for Signal, Image and Video Technology, 2000, 24:147--164.
  • 8Dennis J B, Gao G R. An efficient pipelined dataflow processor architecture. In: Proc ACM Int Conf on Supercomputing, New York: IEEE Press, 1988. 363--373.
  • 9Arvind, Nikhil R S. Executing a program on the MIT tagged-token dataflow architecture. IEEE Trans Comput, 1990, 39(3): 300--318.
  • 10Iannucci R A. Toward a dataflow/von Neumann hybrid architecture. In: Siegel H, ed. Proc Int Symp Computer Architecture. New York: IEEE Press, 1988. 131--140.

共引文献10

同被引文献1

引证文献3

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部