期刊文献+

约束逻辑编程中宽数据算术运算算法 被引量:1

Wide Data Arithmetic Operation Algorithms for Constraint Logic Programming
下载PDF
导出
摘要 提出了一种在利用约束逻辑编程生成RTL数据通路模拟矢量的方法中处理宽数据的新方法。该方法解决了现有CLP求解器所能处理的最大整数限制问题。该文设计并实现了宽数据加法、减法和乘法运算的分解算法,运算分解扩展了现有CLP的功能,使其能适应实际的数据通路设计。实验结果表明方法是有效的。 This paper proposes a new approach for dealing with wide data in automatic simulating stimuli generation using constraint logic programming (CLP). The approach is used to extend the largest integer limitation of existing CLP solvers.The authors design and implement the decomposition algorithm for wide-data addition, subtraction and multiplication operators, which enhance the capability of existing CLP solvers for realistic datapath designs. Experimental results show that the proposed approach is efficient for realistic designs.
出处 《计算机工程》 CAS CSCD 北大核心 2003年第22期40-42,50,共4页 Computer Engineering
基金 国家自然科学基金重点项目(6993303)
关键词 约束逻辑编程 GNU PROLOG 宽数据 运算分解 Constraint logic programming(CLP) GNU Prolog Wide data Decomposition algorithm
  • 相关文献

参考文献7

  • 1[1]Ho R, Yang C H,Horowitz M A.Architecture Validation for Processors.Proc. Intl. Symposium on Computer Architecture, 1995-06:404-413
  • 2[2]Moundanos D, Abraham J A,Hoskote Y V.Abstraction Techniques for Validation Coverage Analysis and Test Generation. IEEE Trans.Computers, 1998,47(1):2-14
  • 3[3]Ho P H,Shiple T,Harer K,et al. Smart Simulation Using Collaborative Formal and Simulation Engines. Proc. IEEE/ACM Int'l Conf. ComputerAided Design, 2000:120-126
  • 4[4]Bryant R E.Graph-based Algorithms for Boolean Function Manipu lation. IEEE Transactions on Computers,C-35,1986-08:677-691
  • 5[5]Marques-Stlva J P,Sakallah K A.Boolean Satisfiability in Electronic Design Automation. IEEE Prod. DAC,2000:675-680
  • 6[6]Diaz D,Codognet P.The GNU Prolog System and Its Implementation.SAC(2),2000:728-732
  • 7[7]Zeng Zhihong, Ciesielski M,Rouzeyre B.Functional Test Generation Using Constraint Logic Programming. VLSI-SOC'01:11 th IFIP International Con ferencc on VLSI,Montpellier, France,2001-12-03:133

同被引文献14

  • 1Ho R, Yang C H, Horowitz M A, et al. Architecture validation for processors [A].In: Proceedings of International Symposium on Computer Architecture [C].New York: ACM Press, 1995. 404~413
  • 2Moundanos D, Abraham J A, Hoskote Y V. Abstraction techniques for validation coverage analysis and test generation [J].IEEE Transactions on Computers, 1998, 47(1): 2~14
  • 3Ho Pei-Hsin, Shiple Thomas, Harer Kevin, et al. Smart simulation using collaborative formal and simulation engines [A].In: Proceedings of IEEE/ACM International Conference on Computer-Aided Design [C].Piscataway: IEEE Press, 2000. 120~126
  • 4Bryant R E. Graph-based algorithms for Boolean function manipulation [J].IEEE Transactions on Computers, 1986, 35(8): 677~691
  • 5Marques-Stlva J P, Sakallah Karem A. Boolean satisfiability in electronic design automation [A].In: Proceedings of Design Automation Conference [C].Piscataway: IEEE Press, 2000. 675~680
  • 6Vemuri R, Kalyanaraman R. Generation of design verification tests from behavioral VHDL programs using path enumeration and constraint programming [J].IEEE Transactions on VLSI Systems, 1995, 3(2): 201~214
  • 7Fallah Farzan, Devadas Srinivas, Keutzer Kurt. Functional vector generation for HDL models using linear programming and Boolean satisfiability [J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2001, 20(8): 994~1002
  • 8Zeng Z, Kalla P, Ciesielski M. LPSAT: A unified approach to RTL satisfiability [A].In: Proceedings of the Conference on Design, Automation and Test in Europe [C].New York: ACM Press, 2001. 398~402
  • 9Zeng Zhihong, Ciesielski Maciej, Rouzeyre Bruno. Functional test generation using constraint logic programming [A].In: Proceedings of the 11th IFIP International Conference on VLSI, Montpellier, France, 2001. 133~138
  • 10Jaffar Joxan, Maher Michael J. Constraint logic programming: A survey [J].The Journal of Logic Programming, 1994, 19(3): 503~582

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部