期刊文献+

输入缓冲交换机的缓冲管理方案研究

Study of Buffer Management of Input-Buffered Switches
下载PDF
导出
摘要 交换机中设置缓存的目的是暂时保存由于资源冲突而无法立即被交换到输出链路的数据包/信元,缓存的组织和管理方式对交换机的性能具有直接的影响。文章通过模拟实验比较了常用于共享存储器交换机和输出缓冲交换机的缓存管理方案对具有有限容量输入缓冲交换机性能的影响。实验结果显示:交换机性能指标,如吞吐率、延迟、丢包率等对缓冲存在相互矛盾的要求,需要进行折衷、平衡。 The VOQ switch can forward traffic at line rate without internal speedup while eliminating HOL blocking in single FIFO queueing switches, so it has recently received increasing attention of many designers and is considered as the best solution for high performance switches. The function of buffers in switches is to store the packets or cells temporarily which can not be forwarded to the output links due to resource contention. The fashion of buffer organization and management has direct influence on switches performance. In this paper, we compared effects of various buffer management schemes on the performance of input buffered switches with finite buffer capacity by simulations. The results show that the performance indexes, such as throughput, delay, packet lost ratio, have inconsistent requirements for buffer with each other and tradeoff is necessary in resource management.
出处 《微电子学与计算机》 CSCD 北大核心 2003年第12期32-37,40,共7页 Microelectronics & Computer
关键词 交换机 体系结构 输入缓冲 缓冲管理 性能指标 Input-queueing, Output-queueing, VOQ, Buffer organization, Buffer management policy
  • 相关文献

参考文献19

  • 1[1]C Minkenberg, R Luijten F Abel, W Denzel and M Gusat.Current Issues in Packet Switch Design,Tech Rep. RZ3429.IBM, 2002.
  • 2[2]M Karol, M Hluchyj,S Morgan. Input versus Output Queueing on a Space-Division Packet Switch. IEEE Transactions on Communications, December 1987,35(12): 1347~1356.
  • 3[3]T Anderson, S Owicki, J Saxe and C Thacker. High Speed Switch Scheduling for Local Area Networks. ACM Transactions on Computer Systems. Nov. 1993: 319~352.
  • 4[4]Tamir Y, Frazier G. High Performance Multi-Queue Buffers for VLSI Communication Switches. Proc. of 15th Annual Symposium on Computer Architectures, 1988: 343~354.
  • 5[5]Yuval Tamir, Hsin-Chou Chi. Symmetric Crossbar Arbiters for VLSI Communication Switches. IEEE Transactions on Parallel and Distributed Systems, Jan. 1993,4(I): 13~27.
  • 6[6]Y Tamir, G L Frasier. Dynamically-Allocated Multi-Queue Buffers for VLSI Communication Switches. IEEE Transactions on Computer, June 1992,41: 725~737.
  • 7[7]M Arpaci, J A Copeland. Buffer Management for SharedMemory ATM Switches. IEEE Communications Surveys,First Quarter 2000,3(1).
  • 8[8]K Kar, T V Lakshman, D Stiliadis, L Tassiulas. Reduced Complexity Input Buffered Switches. Proceedings of Hot Interconnects Ⅷ, 2000: 13~20.
  • 9[9]Nick McKeown, Adisak Mekkittikul, Venkat Anantharam,and Jean Walrand. Achieving 100% Throughput in an Input-Queued Switch, IEEE Transactions on Communications, August 1999,47(8): 1260~1267.
  • 10[10]N McKeown, M Izzard, A Mekkittikul, B Ellersick and M Horowitz. The Tiny Tera: A Packet Switch Core. IEEE Micro Mag., Jan-Feb 1997: 26~33.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部