1Hartenstein R W.The microprocessor is no more general purpose:why future reconfigurable platforms will win[A].In proceeding of International Conference on Innovative System in Silicon[C],ISIS'97,Austin,Texas,USA,1997;1:8-10.
2Tessier R,Burleson W.Reconfigurable computing for digital signal prcessing:a survey[J].Journal of VLSI Signal Processing,2001;28:7～27.
4Walther J S.A unified algorithm for elementary functions[A].Proceeding of AFIPS Spring Joint Computer Conference[C],1971:379-385.
5Haviland G L,Tuszynski A A.A CORDIC arithmetic processor chip[J].IEEE Transactions on Computers,1980;C-28:68-79.
6Andrews M,Eggerding D A.A pipelined computer architecture for unified elementary function ebaluation[J].Comput ＆ Engine,1978;5:189-202.
7Ahmed H M,Delosme J M,Morf M.Highly concurrent computing structure for matrix arithmetic and signal processing[J].IEEE Comput Mag,1982:15:65-82.
8Deprettere E,Dewilde P,Udo R.Pipelined CORDIC architecture for fast VLSI filtering and array processing[A].Proceeding of ICASSP'84[C],Los Angeles,USA,1984:41.A.6.1-41.A.6.-4.
9Sutton R A,Srini V P,Rabaey J M.A multiprocessor DSP system using PADDI-2[A].Porceeding of Design Automation Conferecne[C],San Francisco,CA USA,1998:62-65.
10Lee M H,Singh H,Lu G M,et al.Design and implementation of the morphoSys reconfigurable computing processor[J].Journal of VLSI Signal Processing Systems,2000;24:147-164.
