期刊文献+

自适应Sigma-Delta A/D转换器的设计 被引量:3

The Design of Adaptive Sigma-Delta A/D Converter
下载PDF
导出
摘要 对于传统的Sigma DeltaA/D转换器 (ADC) ,其信噪比 (SNR)将随着输入信号强度的减小而降低 .因此 ,本文根据自适应理论提出一种自适应ADC的解决方案及相应的电路实现 .在充分考虑了在电路实现中误差的存在 ,给出了误差自校正电路 .仿真结果表明 ,这种自适应ADC的SNR几乎与输入信号的强度无关 . The signal to noise (SNR) of conventional sigma delta analog to digital converter (ADC) reduces with input signal strength.The existing concept of adaptive quantization is applied to the design of ADC to improve SNR with high dynamic range.An adaptive algorithm and its circuit implementation is proposed.Because of the error due to the circuit implementation,we also designed the error self-calibration circuit.Simulation results indicate that SNR can be nearly independent of the signal strength.
作者 冯晖 林争辉
出处 《电子学报》 EI CAS CSCD 北大核心 2004年第1期132-134,共3页 Acta Electronica Sinica
基金 美国国家科学基金 (NSF) (No .962 4 85USAProgram)
关键词 SIGMA-DELTA A/D 自适应 误差自校正 sigma-delta A/D adaptive error self-calibration
  • 相关文献

参考文献4

  • 1P M Aziz.An overview of sigma delta converter[].IEEE Signal Processing Magazine Jan.1996
  • 2J Yu.Adaptive quantization for one-bit sigma-delta modulation[].IEE Proceeding-G Feb.1992
  • 3T Cataltepe,A R Kramer,L E Larson,G C Temes,R H Walden.Digitally corrected multi-bit data converters[].IEEE ISCAS Dec.1989
  • 4L E Larson,T Cataltepe,G C Temes.MultiBit oversampled A/D converter with digital error correction[].Electronics Letters.1988

同被引文献16

  • 1张贤达.现代信号处理[M].2版.北京:清华大学出版社,2003.
  • 2K Poulton. A 20GS/s 8-bit ADC with a 1MB memory in 0.18 inn CMOS[J]. IEEE International Conference on Solid-State Circuits. 2003 : 318-319.
  • 3Agilent Technologies. 6GHz, 20GS/s per channel oscilloscope and probing measurement system[EB/OL].http://www.agilent. com/about/newsroom/presrel/archive.html, 2002.
  • 4J Mitola. Software radio architecture [J]. IEEE Communications Magazine, 1995,33 (5) :26-38.
  • 5W C Black, D A Hodges. Time interleaved converter arrays [J].IEEE International Conference on Solid-State Circuits. 1998,15 (5) : 14-15.
  • 6K S Uytenhove, S J Michiel. A 1.8V 6bit 1.3GHz Flash ADC in 0.25pm CMOS [J].IEEE Journal of Solid-State Circuits, 2003,38(7) : 1115-1122.
  • 7M P Flynn, B Sheahan. 400MHz sample/s, 6bit CMOS folding and interpolating ADC [J]. IEEE Journal of Solid-State Circuits, 1998,33(12) : 1932-1938.
  • 8A N Karanicolas, Hae Seung Lee, K Barcrania. 15bit 1MHz sample digitally self-calibrated pipeline ADC[J].IEEE Journal of Solid-State Circuits, 1993,28(12) : 1207-1215.
  • 9P P Vaidyanathan.Note on General Parallel QMF Banks [J]. IEEE Transactions on Circuits and Systems. 1987,3 ( 1 ) : 101- 103.
  • 10Salkintzis A K. ADC and DSP Challenges in the Development of Software Radiq Base Station[ J]. IEEE Personal Communica- tions Magazine, 1999,6 ( 4 ) :47-55.

引证文献3

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部