期刊文献+

SoC中低峰值功耗的BIST调度算法

Low Peak Power Consumption BIST Scheduling Algorithm for SoC
下载PDF
导出
摘要 本文提出了一种系统芯片(SoC)中用于降低内建自测试(Built-in Self-test, BIST)峰值功耗的调度算法。首先本文提出了基于扫描BIST的精简功耗模型,在此模型的基础上,提出了通过调整扫描周期和扫描起动时间的办法来避免过高的SoC测试峰值功耗。实验结果表明,该算法可以有效地避免BIST并行执行可能带来的过高峰值功耗。 A low peak power consumption Built-in self-test (BIST) scheduling algorithm for system-on-a-chip (SoC) is presented. First a compact power model of scan based BIST is proposed. Based on the model, excessive peak power consumption during test can be avoided by adjusting the BIST period and controlling each BISTs startup. Experiment shows that peak power during concurrent BIST execution can be by reduced by the proposed scheduling algorithm.
出处 《电路与系统学报》 CSCD 2004年第1期68-72,共5页 Journal of Circuits and Systems
基金 国家自然科学基金资助项目(60176018)
关键词 内建自测试 低功耗 系统芯片 BIST low power SoC
  • 相关文献

参考文献5

  • 1[1]Girard P. Low power testing of VLSI circuits: problems and solutions [J]. IEEE Proc. Of QSD, 2000, 173-179.
  • 2[2]Wang S, Gupta S K. DS-LFSR: A New BIST TPG for Low Heat Dissipation [A]. IEEE Int. Test Conf. [C]. 1997, 848-857.
  • 3[3]Girard P, Guiller L, Landrault C, Pravossoudovitch S. Circuit Partitioning for Low Power BIST Design with Minimized Peak Power Consumption [J]. IEEE Asian Test Symp., 1999, 89-94.
  • 4[4]Gerstendorfer S, Wunderlich H J. Minimized power consumption for scan-based BIST [A]. Proc. of International Test Conference [C]. 1999, 77 -84.
  • 5[5]Hetherington G, Fryars T, Tamarapalli N, Kassab M, Hassan A, Rajski J. Logic BIST for large industrial designs: real issues and case studies [A]. Proc. of International Test Conference [C]. 1999, 358-367.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部