期刊文献+

用FPGA实现线阵红外探测器的奇偶校正

Implementation of Odd and Even Correction of Detector by Using FPGA
下载PDF
导出
摘要 法国Sofradir公司生产的288×4红外焦平面阵列(IRFPA)具有很高的探测灵敏度,是军用红外系统的理想器件。由于器件本身的结构特点,在使用时需要进行奇偶校正。该电路的控制逻辑比较复杂,实现的方法有三种:用传统的中小规模集成电路实现,这种实现方法难度比较大;用CPLD或FPGA做逻辑,其它部分用中小规模集成电路,这种实现方法布线比较困难;所有电路全部用FPGA实现,这种实现方法布线简单,电路集成度高,体积小,功耗低,可靠性好,是最佳实现方案。文中就是用这种方案实现了该探测器的奇偶校正电路。 The infrared detector made by Sofradir company in France includes a high_sensitivity focal plane array(FPA) comprised of a 288×4 element two dimensional detector array. It is suitable for military scanning applications. Because of the features of the detector,have to do the odd and even correction before using it.The control logic of the circuit is very complex.There are three kinds of methods to implement the circuit.Firstly,using traditionary small scale integration or medium scale integration circuit implements the design.However,it is very difficult.Secondly,using CPLD or FPGA implements the logic and the others are implemented by integration circuit.But the PCB is not very easy.Lastly,all of the design is implemented with FPGA technology.The method is the best design.It improves the integration level of the circuit and reliability,reduces physical size and saves power .The paper implements the odd and even correction circuitry of the detector with FPGA technology.
出处 《微机发展》 2004年第2期4-5,8,共3页 Microcomputer Development
关键词 线阵红外探测器 奇偶校正 FPGA 抗干扰 红外焦平面阵列 法国Sofradir公司 detector IRFPA odd and even correction FPGA FIFO
  • 相关文献

参考文献1

二级参考文献15

  • 1F. L. J. Sangster, K. Teer,Bucket-brigade Electronics-new possibilities for delay, time-axis conversion and scanning, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. SC-4, NO. 3,131-136, JUNE 1969.
  • 2F. L. J. Sangster, the Bucket-brigade Delay Line,a shift register for analogue signals PHILIPS TECHINICAL REVIEW VOL. 31, 1970, NO.4.
  • 3K. K. Thornber, Incomplete Charge Transfer in IGFET Bucket-Brigade Shift Registers, IEEE TRANS, on Electron Devices ED-18, 941-950, 1971.
  • 4C. N. Berglund, H. J. Boll, Performance Limitations of the IGFET Bucket Brigade Shift Register, IEEE Trans.on Electron Devices. ED-19, 852-860. 1972.
  • 5W. J. Bulter, C. M. Puckette, and Smith, D. A.,"Differential Mode of Operation for Bucket Brigade Circuits, Electronic Lett. 9, 106-108. 1973.
  • 6L. G. Heller, W. H. Chang, and A. W. Lo, A Model of Charge Transfer in Bucket Brigade and Charge Coupled Devices, IBM Jour. Of Res and Dev, 16,184-187, 1972.
  • 7L. Boonstra and F. L. J. Sangster, Progress on Bucket-Brigade Charge-Transfer Devices IEEE In Solid-State Circuits conference, Dig. Tech. Papers,140-141, February, 1972.
  • 8C. N. Berglund, Analog performance limitations of charge-transfer dynamic shift registers, IEEE J.Solid-state Circuits, vol, SC-6, pp391-394, 1971.
  • 9C. N. Berglund, and R. J. Strain, Fabrication and performance considerations of charge-transfer dynamic shift registers, Bell Syst. Tech. J. vol, 51655-733, Mar, 1972.
  • 10C. P. Arthurs, I. M. Baker. CMOS/CdHgTe Hybrid Technology for Long Linear Arrays with Time Delay Integration and Element Deselection. SPIE Vol.2744, 1996.

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部