期刊文献+

Simulation and Improvement of the Processing Subsystem of the Manchester Dataflow Computer

Simulation and Improvement of the Processing Subsystem of the Manchester Dataflow Computer
原文传递
导出
摘要 The Manchester dataflow computer is a famous dynamic dataflow computer.It is centralized in architecture and simple in organization. Its overhead for communication and scheduling is very small. Its efficiency comes down, when processing elements in the processing subsystem increaJse. Several articles eval uated its performance and presented improved methods. The authors studied its processing subsystem and carried out the simulation. The simulation rer sults show that the efficiency of the processing subsystem drops dramatically when average instruction execution microcycles become less and the maximum instruction execution rate is nearly attained. Two improved methods are pre-sented to overcome the disadvantage. The improved processing subsystem with a cheap distributor made up of a bus and a twthlevel fixed priority circuit pos-sesses almost full efficiency no matter whether the average instruction execution microcycles number is large or small and even if the mtalmum instruction execution rate is approached. The Manchester dataflow computer is a famous dynamic dataflow computer.It is centralized in architecture and simple in organization. Its overhead for communication and scheduling is very small. Its efficiency comes down, when processing elements in the processing subsystem increaJse. Several articles eval uated its performance and presented improved methods. The authors studied its processing subsystem and carried out the simulation. The simulation rer sults show that the efficiency of the processing subsystem drops dramatically when average instruction execution microcycles become less and the maximum instruction execution rate is nearly attained. Two improved methods are pre-sented to overcome the disadvantage. The improved processing subsystem with a cheap distributor made up of a bus and a twthlevel fixed priority circuit pos-sesses almost full efficiency no matter whether the average instruction execution microcycles number is large or small and even if the mtalmum instruction execution rate is approached.
机构地区 Xi'an Jiaotong Univ
出处 《Journal of Computer Science & Technology》 SCIE EI CSCD 1995年第6期557-563,共7页 计算机科学技术学报(英文版)
关键词 Dataflow computer processing subsystem DISTRIBUTOR efficiency maximum instruction execution rate Dataflow computer, processing subsystem, distributor, efficiency, maximum instruction execution rate
  • 相关文献

参考文献1

  • 1来智勇,Proceedings of the 92’s Computer Architecture National Conference (in Chin),1992年

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部