期刊文献+

3D互连电容快速提取的新途径——介质积木库法 被引量:2

A New Approach to 3D Parasitic Capacitance Extraction of Interconnects with Building Blocks of Dielectric
下载PDF
导出
摘要 引入介质积木的概念 ,可方便地对三维互连结构作预处理以形成介质积木库 ,从而提高电容提取速度 介质积木库法只需借助工艺描述文件 ,即可处理包括保形介质和非正交互连等复杂结构 数值计算表明 :基于介质积木库的电容提取算法在同等精度下比SpiceLink算法快 A novel concept of Building Block of Dielectric is introduced to facilitate preprocessing the 3D interconnect structure and building a library of BBD for fast capacitance extraction With a process description file it can handle complex structure as conformal and non orthogonal wire Numerical results present that the capacitance extraction algorithm based on BBD is at least 30 times faster than SpiceLink without loss of precision
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2004年第3期343-347,共5页 Journal of Computer-Aided Design & Computer Graphics
基金 国家重点基础研究发展规划项目 (G19980 3 0 40 4) 国家"八六三"高技术研究发展计划 ( 2 0 0 2AA1Z14 60SOC)资助
关键词 VLSI 超大规模集成电路 直接边界元法 宏模型库 介质积木库法 3D互连电容 寄生电容 parasitic capacitance direct boundary element method building blocks of dielectric
  • 相关文献

参考文献8

  • 1吴启明,王泽毅.边界元素法在集成电路CAD中的应用[J].计算物理,1992,9(3):285-292. 被引量:14
  • 2Raphael Interconnect Analysis User's Manual [ M]. Palo Alto:Technology Modeling Associates, Inc, 1993.
  • 3Nabors M, White J. Fastcap: A multipole accelerated 3D capacitance extraction program [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits System, 1991,10( 11 ) : 1447- 1459.
  • 4Arora N D, Raol K V, Schumann R, et al. Modeling and extraction of interconnect capacitance for multilayer VLSI circuits [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits System, 1996, 15(1) : 58-67.
  • 5Choudhury U, Sangiovanni-Vincentelli A. Automatic generation of analytical models for interconnect capacitance [J]. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 1995, 14(4): 470-480.
  • 6Dengi E Aykut, Rohrer Ronald A. Hierarchical 2D field solution for capacitance extraction for VLSI interconnect modeling [A].In: Proceedings of the 34th Annual Conference on Design Automation Conference, Anaheim, 1997. 127- 132.
  • 7Dengi E Aykut. A parasitic capacitance extraction method for VLSI circuits [D]. Pittsburgh: Carnegie Mellon University,1997.
  • 8Zhu Z, Ji H, Hong W. An efficient algorithm for the parameter extraction of 3D interconnect structures in the VLSI circuits:Domain decomposition method [J]. IEEE Transactions on Microwave Theory and Techniques, 1997, 45(8) : 1179- 1184.

二级参考文献1

  • 1Wang Z,IEEE Trans CAD

共引文献13

同被引文献29

  • 1喻文健,陆涛涛,王泽毅,洪先龙.三维互连全耦合电容矩阵的层次式提取算法[J].Journal of Semiconductors,2005,26(1):202-208. 被引量:1
  • 2翁寿松.光刻、OPC与DFM[J].电子工业专用设备,2006,35(4):18-22. 被引量:5
  • 3张雷,王习仁,喻文健,王泽毅.工艺参数变动下的三维互连电容快速模式建库方法[J].计算机辅助设计与图形学学报,2006,18(12):1837-1843. 被引量:4
  • 4Ho R,Mai W K,Horowitz A M.The future of wires[J].Proceedings of the IEEE,2001,89(4):490-504
  • 5Lu Taotao,Wang Zeyi,Yu Wenjian.Hierarchical block boundary-element method (HBBEM):a fast field solver for 3-D capacitance extraction[J].IEEE Transactions on Microwave Theory and Techniques,2004,52(1):10-19
  • 6Nabors K,White J.FastCap:a multipole accelerated 3-D capacitance extraction program[J].IEEE Transactions on Computer-Aided Design,1991,10(11):1447-1459
  • 7Dengi E A.A parasitic capacitance extraction method for VLSI interconnect modeling[D].Pittsburgh,Pennsylvania:Carnegie Mellon University,1997
  • 8Bachtold M,Spasojevic M,Lage C,et al.A system for full-chip and critical net parasitic extraction for ULSI interconnects using a fast 3-D field solver[J].IEEE Transactions on Computer-Aided Design,2000,19(3):325-338
  • 9Shi W,Yu F.A divide-and-conquer algorithm for 3-D capacitance extraction[J].IEEE Transactions on Computer-Aided Design,2004,23(8):1157-1163
  • 10van Genderen A J,van Der Meijs N P.Hierarchical extraction of 3D interconnect capacitances in large regular VLSI structures[C] //Proceedings of International Conference on Computer-Aided Design,San Francisco,California,1993:764-769

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部