期刊文献+

IGBT全自对准栅挖槽工艺研究 被引量:1

A Process Technology for Fully Self-Aligned Trench-Gate IGBT's
下载PDF
导出
摘要  设计了一种全自对准槽栅IGBT(绝缘栅双极晶体管)结构,其工艺简单,全套工艺只有两张光刻版,提高了工艺成品率。它独特的IGBT沟道多重短路结构,有效地防止了器件闩锁;采用氧化层硬掩膜和硅化物工艺,实现了全自对准的多晶硅反刻和金属连接,增加了IGBT芯片单位面积的元胞密度和沟道宽度,提高了器件的电流能力;用砷(As)掺杂代替磷(P)掺杂,有效地提高了源区表面浓度,实现了浅结工艺。 A simplified process technology for fully self-aligned trench-gate IGBT's (Insulated Gate Bipolar Transistors) is designed, in which only two masks are needed and no alignment is required between the two masks, thus eliminating the alignment error and increase the process yields. A unique multi-channel short-circuit structure is designed to effectively suppress latch-up of the IGBT. Polysilicon etching back is self-aligned with the pre-oxide layer as a hard mask. so increases the packing density and channel width per chip area, improving the current capability of the device. Using As, instead of P, as source doping, the surface concentration in the source region is effectively increased when shallow junction structure is employed.
出处 《微电子学》 CAS CSCD 北大核心 2004年第2期211-214,共4页 Microelectronics
基金 国家自然科学基金资助项目(60036016 50077016) 博士点基金资助项目(CETD00 10)。
关键词 IGBT 绝缘栅双极晶体管 全自对准 槽栅 Power device Insulated gate bipolar transistor Trench-gate Fully self-aligned process Silicide
  • 相关文献

参考文献1

二级参考文献5

  • 1Florin Udrea, Gehan A J. Theoretical and Numerical Comparison between DMOS and Trench Technologies for Insulated Gate Bipolar Transistors[J ]. IEEE Trans on ED, 1995;42(7):1356-1366
  • 2Daisuke Ueda, Hiromitsu Takagi, and Gota Kano. An Ultra-Low On-Resistan ce Power MOSFET Fabricated by Using a Fully Self-Aligned Process[J]. IEEE Tr ans On ED 1987;34(4):926-930
  • 3Kittl J A, Hong Q Z. Self-aligned Ti and Co silicides for high performan ce sub-0.18 μm CMOS technologies[J]. Thin Solid Films, 1998;320:110-121
  • 4Baliga B J. IEEE Trans ED[J], 1996;43:1717
  • 5Syau T, Venkatraman P, Baliga B J. IEEE Trans ED[J], 1994;41:800

共引文献1

同被引文献9

  • 1Aoki T,Tsuzuki Y.High performance and reliability trench gate power MOSFET with partially thick gate oxide film structure (PTOx-TMOS)[A].Proc.of the 18th International Symposium on Power Semiconductor Devices & ICs[C].2006,6:4-8.
  • 2Roig J,Cortes I,Jimenez D,et al.A numerical study of scaling issues for trench power MOSFETs[J].Solid-State Electron.,2005,49:965-975.
  • 3Shenai K.Optimized trench MOSFET technologies for power device[J].IEEE Trans.on Electron.Devices,1992,39(6):1435-1442.
  • 4Sun S C,Plmmer J D.Electron mobility in inversion and accumulation layers on thermally oxidized silicon surfaces[J].IEEE Trans.on Electron.Devices,2006,27(8):1497-1507.
  • 5Kim J,Roh T M.A highly relibale trench DMOSFET employing self-align technique and hydrogen annealing[J].IEEE Trans.on Electron.Devices,2001,22:594-596.
  • 6Kittl J A,Shiau W T,Hong Q Z,et al.Salicides:materials,scaling and manufacturability issues for future integrated circuits[J].Microelectronic Engineering,2000,50:87-101.
  • 7Kittl J A,Hong Q Z.Self-aligned Ti and Co silicides for high performace sub-0.18%m CMOS technologies[J],Thin Soild Films,1998,320:110-112.
  • 8董玮,阮圣平,张歆东,刘彩霞,张龙,纪平,潘建旋,贾翠萍,陈维友.微反射镜和光纤自对准V型槽的制作[J].微细加工技术,2002(4):66-69. 被引量:3
  • 9欧益宏,周明来,张正元.硅的深槽刻蚀技术研究[J].微电子学,2004,34(1):45-47. 被引量:7

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部