期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

一种低功耗直接数字频率合成方法的研究

Research on a Low-power Direct Digital Frequency Synthesis
下载PDF
导出
摘要 介绍了一种低功耗的正弦输出直接数字频率合成(DDFS)的方法。本设计采用分段线性插值拟合正弦函数的思想实现相位码/幅度码的转换功能,避免了ROM的使用;此外,结合硬件优化的系统结构,达到了显著降低功耗和系统复杂度的目的。系统输出频率范围为DC到Nyquist采样频率,具有60dB的频谱纯度。 A low-power sine-output Direct Digital Frequency Synthesizer(DDFS) is presented.A piecewise linear interpolation scheme to approximate a sinusoid function for phase-to-sine amplitude converter block is used to eliminate ROM.Power consumption and system complexity are significantly reduced by adopting the system of hardware optimization architecture.The synthesizer achieves 60dB spectral purity from DC to Nyquist frequency.
作者 刘莎 郑立 马骏 严晓浪
机构地区 杭州电子工业学院IC-CAD研究所 浙江大学
出处 《计算机与现代化》 2004年第4期8-11,共4页 Computer and Modernization
关键词 直接数字频率合成 低功耗 分段线性插值 系统复杂度 DDFS low-power piecewise linear interpolation system complexity
分类号 TN741 [电子电信—电路与系统]
  • 相关文献

参考文献9

  • 1[1]Tierney J, Rader C M, Gold B. A digital frequency synthesizer [J]. IEEE Trans. Audio Electroacoustics, Vol.AU-19,Issue:Mar.1971,Page(s):48-57.
  • 2[2]Sunderland D A. CMOS/SOS frequency synthesizer LSI circuit for spread spectrum communication [J]. IEEE J. Solid-State Circuits,Vol.19,Issue:Aug.1984,Page(s):497-505.
  • 3[3]Bellaouar A,O' brecht M S, Fahim A M, Elmasry M I. Lowpower direct digital frequency synthesis for wireless communications [J].IEEE J. Solid-State Circuits,Vol.35,Issue:Mar. 2000,Page(s):385-390.
  • 4[4]Nicholas H T Ⅲ, Samueli H,Kim B.The optimization of direct digital frequency synthesizer pefformance in the presence of finite word length effects[A]. Proceedings of the 42nd Annual Frequency Control Symposium[C].1-3 Jun.1988,Page(s):357-363.
  • 5[5]Mortezapour S, Lee E K F. Design of low-power ROM-less direct digital frequency synthesizer using nonlinear digital-to-analog converter[J]. IEEE J. Solid-State Circuits, Vol. 34,Issue:Oct.1999,Page(s):1350-1359.
  • 6[6]Jiandong Jiang, Lee E K F. A ROM-less direct digital frequency synthesizer using segnented nonlinear digital-to-analog converter[A]. Proc. IEEE Conference on Custom Integrated Circuits [C].2001,Page(s):165-168.
  • 7[7]Jiandong Jiang, Lee E K F.A low-power segmented nonlinear DAC-based direct digital frequency synthesizer [J].IEEE J.Solid-State Circuits,Volume:37,Issue:Oct.2002, Page(s):1326-1330.
  • 8[8]LangloisJ M P,Al-Khalili D.Hardware optimized diret digital frequency synthesizer architecture with 60 dBc spectral purity [A] .ISCAS 2002[C]. IEEE International Symposium on Circuits and Systems,Volume:5,2002,Page(s):V-361-V-364.
  • 9[9]Mohieldin A N, Emira A A, Sanchez-Sinencio E. A 100-MHz8-mW ROM-less quadrature direct digital frequency synthesizer [J] .IEEE J. Solid-State Circuits, Volume:37,Issue:Oct.2002,Page(s):1235-1243.
计算机与现代化
2004年 第4期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部