期刊文献+

一种ADC器件误差的校准方法及性能分析 被引量:2

A Method of Calibrating ADC's Chip Error and Its Performance Analysis
下载PDF
导出
摘要 本文讨论了利用正弦直方图校准ADC器件误差的方法 ,分析了它对器件误差、SFDR、SNR的影响。模拟实验表明 ,通过校准和补偿 ,ADC的器件误差可以基本上得到消除 ,各项技术指标得到了较大的改善。特别是SFDR的显著提高 。 This paper discusses the method of ADC error calibration by using sine wave histogram and its influence to chip error, SFDR and SNR.The simulation illustrates that, after calibration and compensation, the chip error can be removed nearly and the specifications can be improved obviously. Especially the great improvement of SFDR has visible application value for realization of large system dynamic range.
机构地区 电子工程学院
出处 《电子测量与仪器学报》 CSCD 2004年第1期61-65,共5页 Journal of Electronic Measurement and Instrumentation
关键词 ADC 误差 校准 性能分析 正弦直方图 模数转换器 ADC, error, calibration, dynamic range.
  • 引文网络
  • 相关文献

参考文献5

  • 1J.Larrabee, D.Hummels, and F.Irons.ADC Compensation Using Sinewave Histogram Methods.In Proceedings of IEEE International Instrumentation and Measurement Technology Conference, pages 628-631, Ottawa, Canada, May 1997.
  • 2Marks, R.J.II., Introduction to Shannon Sampling and Interpolation Theory, New York, Springer-Verlag, 1991.
  • 3Sripad, A.B.-Snyder, D.L.A Necessary and Sufficient Condition for Quantization Errors to Be Uniform and White, IEEE Trans.On Acoustics, Speech and Signal Processing, Vol.ASSP-25, No.5, pp.442-448, 1977.
  • 4Leon G.Melkonian, Dynamic Specifications for Sampling A/D Converters, National Semiconductor Application Note 769, May 1991
  • 5P.Handel.Predictive Digital Filtering of Sinusoidal Signals.IEEE Transactions on Signal Processing, vol.46, no.2, pp364-375, 1998.

同被引文献14

  • 1赵影,夏彬,王娜.多变量数据采集及控制在温室栽培中的应用[J].电气传动,2007,37(4):52-54. 被引量:4
  • 2ARTHUR H M,VAN ROERMUND,HERMAN CASIER,MICHIEL STEYAERT.Analog circuit design,smart dataconverters,filters on chip,multimode transmitters[M].Springer,2009.
  • 3BYUNG-MOO MIN,PETER KIM,FREDERICK W.BOWMAN,et al.A 69-mW 10-bit 80-Msample/s pipe-lined CMOS ADC[J].IEEE J.Solid-State Circuits,2003,38(12):2031-2039.
  • 4LI J,ZENG X Y,XIE L,et al.A 1.8-V 22-mW 10-bit30-MS/s pipelined CMOS ADC for low-power sub-samplingapplications[J].IEEE J.Solid-State Circuits,2008,43(2):321-329.
  • 5CHANG D Y.Design techniques for a pipelined ADCwithout using a front-end sample-and-hold amplifier[J].IEEE Trans.Circuits Syst.I:Reg.Papers.2004,51(11):2123-2132.
  • 6JEON Y D,LEE S C,KIM K D,et al.A 4.7mW0.32mm2 10 b 30 MS/s pipelined ADC without afront-end S/H in 90nm CMOS[C].ISSCC Dig.Tech.Papers,2007:456-457.
  • 7CHIU Y,GRAY P R,NIKOLIC B.A 14-b 12-MS/sCMOS pipeline ADC with over 100-dB SFDR[J].IEEEJ.Solid-State Circuits,2004,39(12):2139-2151.
  • 8YANG W H,DAN K L,IURI M,et al.A 3-V 340-mW14-b 75-Msample/s CMOS ADC with 85-dB SFDR atNyquist input[J].IEEE J.Solid-State Circuits,2001,36(12):1931-1936.
  • 9CLINE D W,GRAY P R.A power optimized 13-b 5Msamples/s pipelined analog-to-digital converter in 1.2μm CMOS[J].IEEE J.Solid-State Circuits,1996,31(3):294-303.
  • 10李福乐,段静波,王志华.A High Linearity,13bit Pipelined CMOS ADC[J].Journal of Semiconductors,2008,29(3):497-501. 被引量:1

引证文献2

二级引证文献3

;
使用帮助 返回顶部