2Shousheng He,Mats Torkelson. FPGA Implementation of FIR Filters Using Pipelined Bit-serial Canonical Signed Digit Multipliers. IEEE Custom Integrated Circuits Conference,1994
3A. Dempster,M. Macleod. Use of Minimum- Adder Multiplier Blocks in FIR Digital Filters. IEEE Transactions on Circuits and Systems II, 1995;42:569-577
