期刊文献+

信号的低比特位数表示:一种新颖低比特位数的Σ-Δ调制器 被引量:1

Denoting a Signal With Low Bits:the New Sigma-Delta Modulator With Lower Bits
下载PDF
导出
摘要 通过设计一种新的噪声整形滤波器 ,本文提出了一种新颖的Σ -Δ调制器结构 ,可用于实现用较低比特位数的数字信号表示较高比特位数的输入信号 .该调制器与传统的Σ -Δ调制器相比 ,其输出数字信号比特位数(或动态范围 )降低了许多 .理论推导分析和仿真对比的结果表明 ,在量化噪声整形和噪声频谱上 ,该调制器的各项性能有了很大的提高 。 A new sigma-delta modulator is proposed by designing a new noise-shaping filter. By use of this modulator, the input signal can be represented as a signal with lower bits. The number of the output bits of this kind of modulator is greatly decreased, in contrast to the traditional sigma-delta modulator. Theoretical analysis and simulations for this modulator show that it has a great improvement in quantizing noise shaping and noise frequency spectrum. The stability of this kind of modulator is also proved.
出处 《电子学报》 EI CAS CSCD 北大核心 2004年第6期983-986,共4页 Acta Electronica Sinica
基金 国家自然科学基金资助项目 (No .60 1 72 0 79) 浙江省综合信息网络技术重点实验室资助项目
关键词 ∑-△调制器 噪声整形器 Calculations Computer simulation Electric filters Signal processing Signal to noise ratio Spectrum analysis
  • 相关文献

参考文献4

  • 1H Inose. Y Yasuda. A unity bit coding method by negative feedback[J].Proc IEEE, 1963,51:1524-1535.
  • 2Orla Feely, Leon O C hua. The effect of integrator leak in Σ-A modulation[J]. IEEE Transaction on Circuits and Systems, 1991,38 (11):
  • 3Rex T Baird, Terri S Fiez. Stability analysis of high-order delta-sigma modulation for ADC's[J]. WEE Transitions on Circuits and systemsⅡ:Analog and digital signal processing, 1994,41 (1):
  • 4王雪生,秦巍,凌燮亭,郑增钰.一种新型的级联并行过采样∑Δ调制器结构[J].电子学报,2000,28(2):68-71. 被引量:5

共引文献4

同被引文献5

  • 1Ammisetti Prasad, Amiya Chokhawala. A 120dB 300mW stereo audio A/D converter with 110dB THD + N [J].IEEE Journal of Solid-State Circuits, 2004,39(14) : 191 - 194.
  • 2YuQing Yang,Amiya Chokhawala. A 114-dB 68-mW chopper- stabilized stereo multi-bit audio ADC in 5.62mm2 [J]. IEEE Journal of Solid-State Circuits,2003,38(12) :2061- 2068.
  • 3P Morrow, et al. A 0.18um 102dB-SNR mixed CT SC audioband ADC [J].IEICE Tech Rep,2005, 105(96) :35 - 38.
  • 4Jian Yi Wu, Rajaram. A 107.4dB SNR multi-bit siena delta ADC with 1-PPM THD at -0.12dB from full scale input [J].IEEE Journal of Solid-State Circuits, 2009,44(11) :3060 - 3066.
  • 5王慧,刘正士,汪家慰,王勇.测试高分辨率ADC有效位数的HHT方法[J].电子学报,2009,37(9):2072-2076. 被引量:9

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部