期刊文献+

Design and Test of a CMOS Low Noise Amplifier in Bluetooth Transceiver 被引量:2

蓝牙收发器中的CMOS低噪声放大器的设计与测试(英文)
下载PDF
导出
摘要 A RF low noise amplifier,integrated in a single bluetooth transceiver chip and fabricated in 0.35μm digital CMOS technology,is presented.Under the consideration of ESD protection and package,design methodology is discussed from the aspects of noise optimization,impedance match,and forward gain.At 2.05GHz,the measured S 11 is -6.4dB, S 21 is 11dB with 3dB-BW of 300MHz,and NF is about 5.3dB.It indicates that comprehensive consideration of parasitics,package model,and reasonable process is necessary for RF circuit design. 介绍了一种基于 0 35 μmCMOS数字工艺、集成于单片蓝牙收发器中的射频低噪声放大器 .在考虑ESD保护和封装的情况下 ,从噪声优化、阻抗匹配及增益的角度讨论了电路的设计方法 .经测试 ,在 2 0 5GHz的中心频率处 ,S11为 - 6 4dB ,S2 1为 11dB ,3dB带宽约为 30 0MHz,噪声系数为 5 3dB .该结果表明 ,射频电路设计需要全面考虑寄生效应 。
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2004年第6期633-638,共6页 半导体学报(英文版)
基金 上海市信息技术创新计划资助项目(合同号 :沪CX2 0 0 10 0 18)~~
关键词 CMOS low noise amplifier noise figure impedance match bluetooth transceiver CMOS低噪声放大器 噪声系数 阻抗匹配 蓝牙收发器
  • 相关文献

参考文献7

  • 1[1]Shaeffer D K,Lee T H.A 1.5-V,1.5-GHz CMOS low noise amplifier.IEEE J Solid-State Circuits,1997,32(5):745
  • 2[3]Hillbrand H,Russer P H.An efficient method for computer aided noise analysis of linear amplifier networks.IEEE Trans Circuits Syst,1976,23(4):235
  • 3[4]Goo J S.High frequency noise in CMOS low noise amplifiers.PhD Dissertation of Stanford University,2001
  • 4[5]Tsividis Y.Operation and modeling of the MOS transistor.2nd edition.New York:McGraw-Hill,1999
  • 5[6]Lee T H.The design of CMOS radio-frequency integrated circuit.Cambridge University Press,1998
  • 6[7]Razavi B.RF microelectronics.Prentice HallPTR:Upper SaddleRiver NJ07458,1998
  • 7[8]Razavi B.CMOS technology characterization for analog andRF design.Custom Integrated Circuits Conference,1998:23

同被引文献20

  • 1姚飞,成步文.1GHz 0.5μm CMOS低噪声放大器的设计[J].Journal of Semiconductors,2004,25(10):1291-1295. 被引量:4
  • 2Wolpaw J R, Birbaumer N, McFarland D J, et al. Brain-computer interfaces for communication and control. Clin Neurophysiol, 2002,113 : 767.
  • 3Wolpaw J R,McFarland D J, Vaughan T M. The wadsworth center brain-computer interface(BCl) research and development program. IEEE Trans Neural Systems and Rehabilitation Engineering, 2003,11 (2): 204.
  • 4Blankertz B, Mailer K R,Curio G, et al. The BCI competition 2003:progress and perspectives in detection and discrimination of EEG single trials. IEEE Trans Biomedical Engineering, 2004,51 (6) : 1044.
  • 5Sui Xiaohong,Pei Weihua,Chen Hongda,et al. Circuit design and simulation of a CMOS-based preamplifier for brain neural signals. First International Conference on Neural Interfaceand Control, 2005 : 108.
  • 6Mohseni P,Najafi K. A fully integrated neural recording amplifier with DC input stabilization. IEEE Trans Biomedical Engineering, 2004,51 (5) : 832.
  • 7Ji J, Wise K D. An implantable CMOS circuit interface for multiplexed microelectrode recording arrays. IEEE J Solid State Circuits, 1992,27:433.
  • 8Martinoia S, Massobrio P, Bove M, et al. Cultured neurons coupled to microelectrode arrays: circuit models, simulations and experimental data. IEEE Trans Biomedical Engineering,2004,51(5) :859.
  • 9Kim K H,Kim S J. Noise performance design of CMOS preamplifier for the active semiconductor neurgl probe. IEEE Trans Biomedical Engineering,2000,47(8) :1097.
  • 10Harrison R R,Charles C. A low-power low-noise CMOS amplifier for neural recording applications. IEEE J Solid-State Circuits, 2003,38 (6) : 958.

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部