期刊文献+

多核数据管理器仲裁机制的研究与设计

Research and Design of Arbitration Mechanism for Multi-Core Data Manager
下载PDF
导出
摘要 多核片上数据传输是指在片上系统中,通过共享存储器、片上网络等方式进行通讯,实现多个处理器协同处理任务的技术。为了达到多核片上传输技术在进行多个处理器核和多个外部设备之间数据传输时,同时兼顾数据包发送和接收、有效监控数据交换和灵活派发数据包的目标,本文提出了一种基于大规模数据的拆解/封包传输的多核数据仲裁机制,新机制采用优先级多级调整策略,实现数据包有序进出队列管理器,从而减少内部通信方面的负担,提升系统整体性能,同时完成了新机制的HDL建模和仿真,实验结果表明,所提出的设计能够保证多组数据的优先级次序,提高传输时的数据利用率,平衡响应速度,在多数据场景下,实现公平有效地传输。 Multi-core on-chip data transmission refers to a technology that communicates through shared memory, on-chip network, etc., in a system-on-chip to realize collaborative processing tasks by multiple processors. In order to achieve the goal of multi-core on-chip transmission technology in data transmission between multi-ple processor cores and multiple external devices, while taking into account data packet sending and receiving, effectively monitoring data exchange and flexibly dispatching data packets, this pa-per proposes a method based on a multi-core data arbitration mechanism for large-scale data dis-assembly/packet transmission. The new mechanism adopts a priority multi-level adjustment strategy to realize the orderly entry and exit of data packets into the queue manager, thereby re-ducing the burden of internal communication and improving the overall performance of the system. The HDL modeling and simulation of the new mechanism are carried out. The experimental results show that the proposed design can ensure the priority order of multiple groups of data, improve the data utilization rate during transmission, balance the response speed, and achieve fair and efficient transmission in multi-data scenarios.
作者 马燕
机构地区 合肥工业大学
出处 《传感器技术与应用》 2022年第3期369-377,共9页 Journal of Sensor Technology and Application
  • 相关文献

参考文献11

二级参考文献70

  • 1兰舟,孙世新.基于动态关键任务的多处理器任务分配算法[J].计算机学报,2007,30(3):454-462. 被引量:14
  • 2何琨,赵勇,陈阳.分布式环境下多任务调度问题的分析与求解[J].系统工程理论与实践,2007,27(5):119-125. 被引量:12
  • 3高曙,郑德.一种基于蚁群算法的任务调度方法[J].微计算机信息,2007,23(02X):191-192. 被引量:4
  • 4Hsu R, Reinhardt K, Iyer R, et al. Communist, utilitarian, and capitalist cache policies on CMPs: Caches as a shared resource [C] //Proc of the 15th Int Conf on Parallel Architecture and Compilation Techniques (PACT'06). New York: ACM, 2006:13-22.
  • 5Suh G, Srinivas D, Rudolph L. A new memory monitoring scheme for memory aware scheduling and partitioning [C] //Proc of the 8th Int Syrup on High Performance Computer Architecture ( HPCA'02 ). Piscataway, NJ: IEEE, 2002:117-128.
  • 6Suh G, Devadas S, Rudolph L. Dynamic partitioning of shared cache memory[J]. The Journal of Supercomputing, 2004, 28(1) : 7-26.
  • 7Qureshi K, Patt N. Utility-based cache partitioning: A low overhead, high performance, runtime mechanism to partition shared caches [C]//Proc of the 39th Annual IEEE/ACM Int Symp on Microarchitecture ( MICRO 39 ). Los Alamitos, CA: IEEE Computer Society, 2006: 423-432.
  • 8Lin Jiang, Lu Qingda, Ding Xiaoning, et al. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems [C]//Proc of the 14th Int Syrup on High Performance Computer Architecture (HPCA'08). Piscataway, NJ: IEEE, 2008: 367-378.
  • 9Xie Yuejian, I.oh H. Dynamic classification of program memory behaviors in CMPs [C/OL] //Proc of CMP MSI: The 2nd Workshop on Chip Multiprocessor Memory Systems and Interconnects in Conjunction with the 35th Int Symp on Computer Architecture ( ISCA'08 ). Los Alamitos, CA: IEEE Computer Society, 2008. [2012 08-10]. http://www. es. utah. edu/empmsi08/paper4, pdf.
  • 10Kim S, Chandra D, Solihin Y. Fair cache sharing and partitioning in a chip multiprocessor architecture [C] //Proc of the 13th Int Conf on Parallel Architecture and Compilation Techniques ( PACT'04 ). Los Alamitos, CA: IEEE Computer Society, 2004:111-122.

共引文献50

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部