期刊文献+

Design and Implementation of an Efficient Reversible Comparator Using TR Gate

Design and Implementation of an Efficient Reversible Comparator Using TR Gate
下载PDF
导出
摘要 Reversible logic is a new emerging technology with many promising applications in optical information processing, low power (Complementary Metal Oxide Semiconductor) CMOS design, (De Oxy RiboNucleic Acid) DNA computing, etc. In industrial automation, comparators play an important role in segregating faulty patterns from good ones. In previous works, these comparators have been implemented with more number of reversible gates and computational complexity. All these comparators use propagation technique to compare the data. This will reduce the efficiency of the comparators. To overcome the problem, this paper proposes an efficient comparator using (Thapliyal Ranganathan) TR gate utilizing full subtraction and half subtraction algorithm which will improve the computation efficiency. The comparator design using half subtraction algorithm shows an improvement in terms of quantum cost. The comparator design using full subtraction algorithm shows effectiveness in reducing number of reversible gates required and garbage output. Reversible logic is a new emerging technology with many promising applications in optical information processing, low power (Complementary Metal Oxide Semiconductor) CMOS design, (De Oxy RiboNucleic Acid) DNA computing, etc. In industrial automation, comparators play an important role in segregating faulty patterns from good ones. In previous works, these comparators have been implemented with more number of reversible gates and computational complexity. All these comparators use propagation technique to compare the data. This will reduce the efficiency of the comparators. To overcome the problem, this paper proposes an efficient comparator using (Thapliyal Ranganathan) TR gate utilizing full subtraction and half subtraction algorithm which will improve the computation efficiency. The comparator design using half subtraction algorithm shows an improvement in terms of quantum cost. The comparator design using full subtraction algorithm shows effectiveness in reducing number of reversible gates required and garbage output.
作者 Subramanian Saravanan Ila Vennila Sudha Mohanram Subramanian Saravanan;Ila Vennila;Sudha Mohanram(Department of EEE, P. S. G. College of Technology, Coimbatore, India;Sri Eshwar College of Engineering, Kondampatty, India)
出处 《Circuits and Systems》 2016年第9期2578-2592,共15页 电路与系统(英文)
关键词 Reversible Logic Gates Reversible Logic Circuits (Very Large Scale Integration) VLSI Design Reversible Logic Gates Reversible Logic Circuits (Very Large Scale Integration) VLSI Design
  • 相关文献

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部