期刊文献+

Model Design of Electrically Erasable EEPROM Memory Cell

Model Design of Electrically Erasable EEPROM Memory Cell
下载PDF
导出
摘要 This article introduces an EEPROM memory cell model that is different from the equivalent capacitance model. This model uses high-frequency components in circuit design, including MOS transistors, zener diodes, resistors, capacitors, etc., and builds a model that can be used in most analog environments. The simulation of the transient process of write and read operations helps designers understand the working principle of EEPROM, and it can also be applied to the overall circuit design. According to the structure and working principle of the EEPROM cell device, a model of its equivalent circuit is established, and the read, write, and erase operations of the EEPROM cell are transiently simulated using this model. The simulation results verify the correctness of the model. This article introduces an EEPROM memory cell model that is different from the equivalent capacitance model. This model uses high-frequency components in circuit design, including MOS transistors, zener diodes, resistors, capacitors, etc., and builds a model that can be used in most analog environments. The simulation of the transient process of write and read operations helps designers understand the working principle of EEPROM, and it can also be applied to the overall circuit design. According to the structure and working principle of the EEPROM cell device, a model of its equivalent circuit is established, and the read, write, and erase operations of the EEPROM cell are transiently simulated using this model. The simulation results verify the correctness of the model.
作者 Lei Zhao
出处 《Journal of Computer and Communications》 2020年第4期72-80,共9页 电脑和通信(英文)
关键词 EEPROM MEMORY CIRCUIT DESIGN CIRCUIT SIMULATION EEPROM Memory Circuit Design Circuit Simulation
  • 相关文献

参考文献2

二级参考文献8

  • 1于宗光,许居衍,魏同立.EEPROM单元结构的变革及发展方向[J].固体电子学研究与进展,1996,16(3):233-240. 被引量:11
  • 2Cappelletti P, Golla C, Olivo P, et al. Flash memories[M], Boston/ Dordrecht/ London: Kluwer Academic Publishers, 1999.
  • 3Lucero E M, Challa N, A 16 kbit smart 5 V-only EEPROM with redundancy[J]. IEEE J Sol Sta Circ, 1983, 18(5): 539-544.
  • 4Daga J M, Papaix C, Racape E, et al. A 40 ns random access time low voltage 2 M bits EEPROM memory for embedded applications[A]. MIDT[C]. 2003.
  • 5Dickson J F. On-chip high-voltage generation in NMOS integrated circuits using an improved voltage multiplier technique[J]. IEEE J Sol Sta Circ, 1976, 11(3): 374-378.
  • 6I^2C串行EEPROM系列数据手册(pdf)[K].Microchip Technology Inc,2005.
  • 7TM802 datasheet (pdf)[K].Wuhan Trimode Technology Inc,2005.
  • 8饶祖刚.EEPROM工艺及其IP Cores的嵌入式应用[J].中国集成电路,2003,12(46):77-80. 被引量:1

共引文献16

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部