ROUTING IN VLSI-LAYOUT

This paper reports on algorithmic approaches for the routing problem of VLSI--logic-chipsusing combinatorial optimization techniques.