期刊文献+
共找到1篇文章
< 1 >
每页显示 20 50 100
FPGA Design of an Intra 16 ×16 Module for H.264/AVC Video Encoder 被引量:1
1
作者 Hassen Loukil imen werda +2 位作者 Nouri Masmoudi Ahmed Ben Atitallah Patrice Kadionik 《Circuits and Systems》 2010年第1期18-29,共12页
In this paper, we propose novel hardware architecture for intra 16 × 16 module for the macroblock engine of a new video coding standard H.264. To reduce the cycle of intra prediction 16 × 16, transform/quant... In this paper, we propose novel hardware architecture for intra 16 × 16 module for the macroblock engine of a new video coding standard H.264. To reduce the cycle of intra prediction 16 × 16, transform/quantization, and inverse quantization/inverse transform of H.264, an advanced method for different operation is proposed. This architecture can process one macroblock in 208 cycles for all cases of macroblock type by processing 4 × 4 Hadamard transform and quantization during 16 × 16 prediction. This module was designed using VHDL Hardware Description Language (HDL) and works with a 160 MHz frequency using ALTERA NIOS-II development board with Stratix II EP2S60F1020C3 FPGA. The system also includes software running on an NIOS-II processor in order to implementing the pre-processing and the post-processing functions. Finally, the execution time of our HW solution is decreased by 26% when compared with the previous work. 展开更多
关键词 NIOS H.264 FPGA INTRA 16 × 16 NIOS-II SOPC Design
下载PDF
上一页 1 下一页 到第
使用帮助 返回顶部