期刊文献+
共找到1篇文章
< 1 >
每页显示 20 50 100
Dual-Port Content Addressable Memory for Cache Memory Applications
1
作者 Allam Abumwais Adil Amirjanov +1 位作者 kaan uyar Mujahed Eleyat 《Computers, Materials & Continua》 SCIE EI 2022年第3期4583-4597,共15页
Multicore systems oftentimes use multiple levels of cache to bridge the gap between processor and memory speed.This paper presents a new design of a dedicated pipeline cache memory for multicore processors called dual... Multicore systems oftentimes use multiple levels of cache to bridge the gap between processor and memory speed.This paper presents a new design of a dedicated pipeline cache memory for multicore processors called dual port content addressable memory(DPCAM).In addition,it proposes a new replacement algorithm based on hardware which is called a near-far access replacement algorithm(NFRA)to reduce the cost overhead of the cache controller and improve the cache access latency.The experimental results indicated that the latency for write and read operations are significantly less in comparison with a set-associative cache memory.Moreover,it was shown that a latency of a read operation is nearly constant regardless of the size of DPCAM.However,an estimation of the power dissipation showed that DPCAM consumes about 7%greater than a set-associative cache memory of the same size.These results encourage for embedding DPCAM within the multicore processors as a small shared cache memory. 展开更多
关键词 Multicore system content addressable memory dual port CAM cache controller set-associative cache power dissipation
下载PDF
上一页 1 下一页 到第
使用帮助 返回顶部