期刊文献+
共找到1篇文章
< 1 >
每页显示 20 50 100
An efficient counter-based Wallace-tree multiplier with a hybrid full adder core for image blending
1
作者 Ayoub SADEGHI Nabiollah SHIRI +1 位作者 mahmood rafiee Mahsa TAHGHIGH 《Frontiers of Information Technology & Electronic Engineering》 SCIE EI CSCD 2022年第6期950-965,共16页
We present a new counter-based Wallace-tree(CBW)8×8 multiplier.The multiplier’s counters are implemented with a new hybrid full adder(FA)cell,which is based on the transmission gate(TG)technique.The proposed FA,... We present a new counter-based Wallace-tree(CBW)8×8 multiplier.The multiplier’s counters are implemented with a new hybrid full adder(FA)cell,which is based on the transmission gate(TG)technique.The proposed FA,TG-based AND gate,and hybrid half adder(HA)generate M:3(4≤M≤7)digital counters with the ability to save at least 50%area occupation.Simulations by 90 nm technology prove the superiority of the proposed FA and digital counters under different conditions over the state-of-the-art designs.By using the proposed cells,the CBW multiplier exhibits high driving capability,low power consumption,and high speed.The CBW multiplier has a 0.0147 mm^(2)die area in a pad.The post-layout extraction proves the accuracy of experimental implementation.An image blending mechanism is proposed,in which a direct interface between MATLAB and HSPICE is used to evaluate the presented CBW multiplier in image processing applications.The peak signal-to-noise ratio(PSNR)and structural similarity index metric(SSIM)are calculated as image quality parameters,and the results confirm that the presented CBW multiplier can be used as an alternative to designs in the literature. 展开更多
关键词 Full adder Transmission gate COUNTER MULTIPLIER Three-dimensional layout Image blending
原文传递
上一页 1 下一页 到第
使用帮助 返回顶部