A novel dual-edge implicit pulse-triggered flip-flop with an embedded clock-gating scheme(DIFF-CGS) is proposed, which employs a transmission-gate-logic(TGL) based clock-gating scheme in the pulse generation stage. Th...A novel dual-edge implicit pulse-triggered flip-flop with an embedded clock-gating scheme(DIFF-CGS) is proposed, which employs a transmission-gate-logic(TGL) based clock-gating scheme in the pulse generation stage. This scheme conditionally disables the inverter chain when the input data are kept unchanged, so redundant transitions of delayed clock signals and internal nodes of the latch are all eliminated, leading to low power efficiency. Based on SMIC 65 nm technology, extensive post-layout simulation results show that the proposed DIFF-CGS gains an improvement of 41.39% to 56.21% in terms of power consumption, compared with its counterparts at 10% data-switching activity. Also, full-swing operations in both implicit pulse generation and the static latch improve the robustness of the design. Thus, DIFF-CGS is suitable for low-power applications in very-large-scale integration(VLSI) designs with low data-switching activities.展开更多
基金Project supported by the National Natural Science Foundation of China(Nos.61071062 and 61471314)the Zhejiang Provincial Natura l Science Foundation of China(No.LY13F010001)
文摘A novel dual-edge implicit pulse-triggered flip-flop with an embedded clock-gating scheme(DIFF-CGS) is proposed, which employs a transmission-gate-logic(TGL) based clock-gating scheme in the pulse generation stage. This scheme conditionally disables the inverter chain when the input data are kept unchanged, so redundant transitions of delayed clock signals and internal nodes of the latch are all eliminated, leading to low power efficiency. Based on SMIC 65 nm technology, extensive post-layout simulation results show that the proposed DIFF-CGS gains an improvement of 41.39% to 56.21% in terms of power consumption, compared with its counterparts at 10% data-switching activity. Also, full-swing operations in both implicit pulse generation and the static latch improve the robustness of the design. Thus, DIFF-CGS is suitable for low-power applications in very-large-scale integration(VLSI) designs with low data-switching activities.
