期刊文献+
共找到338篇文章
< 1 2 17 >
每页显示 20 50 100
Mobility enhancement of strained GaSb p-channel metal-oxide-semiconductor field-effect transistors with biaxial compressive strain 被引量:2
1
作者 陈燕文 谭桢 +6 位作者 赵连锋 王敬 刘易周 司晨 袁方 段文晖 许军 《Chinese Physics B》 SCIE EI CAS CSCD 2016年第3期448-452,共5页
Various biaxial compressive strained GaSb p-channel metal-oxide-semiconductor field-effect transistors (MOSFETs) are experimentally and theoretically investigated, The biaxial compressive strained GaSb MOSFETs show ... Various biaxial compressive strained GaSb p-channel metal-oxide-semiconductor field-effect transistors (MOSFETs) are experimentally and theoretically investigated, The biaxial compressive strained GaSb MOSFETs show a high peak mobility of 638 cm2/V.s, which is 3.86 times of the extracted mobility of the fabricated GaSb MOSFETs without strain. Meanwhile, first principles calculations show that the hole effective mass of GaSb depends on the biaxial compressive strain. The biaxiai compressive strain brings a remarkable enhancement of the hole mobility caused by a significant reduction in the hole effective mass due to the modulation of the valence bands. 展开更多
关键词 GASB metal-oxide-semiconductor field-effect transistor STRAIN first principles calculations
下载PDF
Modeling electric field of power metal-oxide-semiconductor field-effect transistor with dielectric trench based on Schwarz–Christoffel transformation 被引量:1
2
作者 Zhi-Gang Wang Tao Liao Ya-Nan Wang 《Chinese Physics B》 SCIE EI CAS CSCD 2019年第5期366-373,共8页
A power metal-oxide-semiconductor field-effect transistor(MOSFET) with dielectric trench is investigated to enhance the reversed blocking capability. The dielectric trench with a low permittivity to reduce the electri... A power metal-oxide-semiconductor field-effect transistor(MOSFET) with dielectric trench is investigated to enhance the reversed blocking capability. The dielectric trench with a low permittivity to reduce the electric field at reversed blocking state has been studied. To analyze the electric field, the drift region is segmented into four regions, where the conformal mapping method based on Schwarz–Christoffel transformation has been applied. According to the analysis, the improvement in the electric field for using the low permittivity trench is mainly due to the two electric field peaks generated in the drift region around this dielectric trench. The analytical results of the electric field and the potential models are in good agreement with the simulation results. 展开更多
关键词 CONFORMAL mapping Schwarz–Christoffel TRANSFORMATION electric field TRENCH metal-oxidesemiconductor field-effect transistor (mosfet) breakdown voltage
下载PDF
Effect of depositing PCBM on perovskite-based metal–oxide–semiconductor field effect transistors 被引量:1
3
作者 Su-Zhen Luan Yu-Cheng Wang +1 位作者 Yin-Tao Liu Ren-Xu Jia 《Chinese Physics B》 SCIE EI CAS CSCD 2018年第4期391-395,共5页
In this manuscript,the perovskite-based metal–oxide–semiconductor field effect transistors(MOSFETs) with phenylC61-butyric acid methylester(PCBM) layers are studied.The MOSFETs are fabricated on perovskites,and ... In this manuscript,the perovskite-based metal–oxide–semiconductor field effect transistors(MOSFETs) with phenylC61-butyric acid methylester(PCBM) layers are studied.The MOSFETs are fabricated on perovskites,and characterized by photoluminescence spectra(PL),x-ray diffraction(XRD),and x-ray photoelectron spectroscopy(XPS).With PCBM layers,the current–voltage hysteresis phenomenon is effetely inhibited,and both the transfer and output current values increase.The band energy diagrams are proposed,which indicate that the electrons are transferred into the PCBM layer,resulting in the increase of photocurrent.The electron mobility and hole mobility are extracted from the transfer curves,which are about one order of magnitude as large as those of PCBM deposited,which is the reason why the electrons are transferred into the PCBM layer and the holes are still in the perovskites,and the effects of ionized impurity scattering on carrier transport become smaller. 展开更多
关键词 metal-oxide-semiconductor field effect transistors photoelectric characteristics PEROVSKITE
下载PDF
Evaluation of a gate-first process for AlGaN/GaN metal-oxide-semiconductor heterostructure field-effect transistors with low ohmic annealing temperature 被引量:1
4
作者 李柳暗 张家琦 +1 位作者 刘扬 敖金平 《Chinese Physics B》 SCIE EI CAS CSCD 2016年第3期445-447,共3页
In this paper, TiN/A1Ox gated A1GaN/GaN metal-oxide-semiconductor heterostructure field-effect transistors (MOS- HFETs) were fabricated for gate-first process evaluation. By employing a low temperature ohmic process... In this paper, TiN/A1Ox gated A1GaN/GaN metal-oxide-semiconductor heterostructure field-effect transistors (MOS- HFETs) were fabricated for gate-first process evaluation. By employing a low temperature ohmic process, ohmic contact can be obtained by annealing at 600 ℃ with the contact resistance approximately 1.6 Ω.mm. The ohmic annealing process also acts as a post-deposition annealing on the oxide film, resulting in good device performance. Those results demonstrated that the TiN/A1Ox gated MOS-HFETs with low temperature ohmic process can be applied for self-aligned gate AIGaN/GaN MOS-HFETs. 展开更多
关键词 metal-oxide-semiconductor heterostructure field-effect transistors low temperature ohmic pro-cess inductively coupled plasma
下载PDF
Fabrication and characterization of the normally-off N-channel lateral 4H–SiC metal–oxide–semiconductor field-effect transistors
5
作者 宋庆文 汤晓燕 +8 位作者 何艳静 唐冠男 王悦湖 张艺蒙 郭辉 贾仁需 吕红亮 张义门 张玉明 《Chinese Physics B》 SCIE EI CAS CSCD 2016年第3期362-365,共4页
In this paper, the normally-off N-channel lateral 4H-SiC metal-oxide-semiconductor field-effect transistors (MOSF- FETs) have been fabricated and characterized. A sandwich- (nitridation-oxidation-nitridation) type... In this paper, the normally-off N-channel lateral 4H-SiC metal-oxide-semiconductor field-effect transistors (MOSF- FETs) have been fabricated and characterized. A sandwich- (nitridation-oxidation-nitridation) type process was used to grow the gate dielectric film to obtain high channel mobility. The interface properties of 4H-SiC/SiO2 were examined by the measurement of HF l-V, G-V, and C-V over a range of frequencies. The ideal C-V curve with little hysteresis and the frequency dispersion were observed. As a result, the interface state density near the conduction band edge of 4H-SiC was reduced to 2 x 1011 eV-l.cm-2, the breakdown field of the grown oxides was about 9.8 MV/cm, the median peak field- effect mobility is about 32.5 cm2.V-1 .s-1, and the maximum peak field-effect mobility of 38 cm2-V-1 .s-1 was achieved in fabricated lateral 4H-SiC MOSFFETs. 展开更多
关键词 metal-oxide-semiconductor field-effect transistors 4H-SIC field-effect mobility oxidation pro-cess
下载PDF
Stacked lateral double-diffused metal–oxide–semiconductor field effect transistor with enhanced depletion effect by surface substrate
6
作者 Qi Li Zhao-Yang Zhang +3 位作者 Hai-Ou Li Tang-You Sun Yong-He Chen Yuan Zuo 《Chinese Physics B》 SCIE EI CAS CSCD 2019年第3期328-332,共5页
A stacked lateral double-diffused metal–oxide–semiconductor field-effect transistor(LDMOS) with enhanced depletion effect by surface substrate is proposed(ST-LDMOS), which is compatible with the traditional CMOS pro... A stacked lateral double-diffused metal–oxide–semiconductor field-effect transistor(LDMOS) with enhanced depletion effect by surface substrate is proposed(ST-LDMOS), which is compatible with the traditional CMOS processes. The new stacked structure is characterized by double substrates and surface dielectric trenches(SDT). The drift region is separated by the P-buried layer to form two vertically parallel devices. The doping concentration of the drift region is increased benefiting from the enhanced auxiliary depletion effect of the double substrates, leading to a lower specific on-resistance(Ron,sp). Multiple electric field peaks appear at the corners of the SDT, which improves the lateral electric field distribution and the breakdown voltage(BV). Compared to a conventional LDMOS(C-LDMOS), the BV in the ST-LDMOS increases from 259 V to 459 V, an improvement of 77.22%. The Ron,sp decreases from 39.62 m?·cm^2 to 23.24 m?·cm^2 and the Baliga's figure of merit(FOM) of is 9.07 MW/cm^2. 展开更多
关键词 double substrates SURFACE dielectric trench stacked LATERAL double-diffused metaloxide semiconductor field-effect transistor(ST-LDMOS) breakdown voltage
下载PDF
GaSb p-channel metal-oxide-semiconductor field-effect transistor and its temperature dependent characteristics
7
作者 赵连锋 谭桢 +1 位作者 王敬 许军 《Chinese Physics B》 SCIE EI CAS CSCD 2015年第1期524-527,共4页
GaSb p-channel metal-oxide-semiconductor field-effect transistors (MOSFETs) with an atomic layer deposited Al2O3 gate dielectric and a self-aligned Si-implanted source/drain are experimentally demonstrated. Temperat... GaSb p-channel metal-oxide-semiconductor field-effect transistors (MOSFETs) with an atomic layer deposited Al2O3 gate dielectric and a self-aligned Si-implanted source/drain are experimentally demonstrated. Temperature dependent electrical characteristics are investigated. Different electrical behaviors are observed in two temperature regions, and the un- derlying mechanisms are discussed. It is found that the reverse-bias pn junction leakage of the drain/substrate is the main component of the off-state drain leakage current, which is generation-current dominated in the low temperature regions and is diffusion-current dominated in the high temperature regions. Methods to further reduce the off-state drain leakage current are given. 展开更多
关键词 GASB metal-oxide-semiconductor field-effect transistor temperature dependent characteristics drain leakage current
下载PDF
Influences of fringing capacitance on threshold voltage and subthreshold swing of a GeOI metal-oxide-semiconductor field-effect transistor
8
作者 范敏敏 徐静平 +2 位作者 刘璐 白玉蓉 黄勇 《Chinese Physics B》 SCIE EI CAS CSCD 2015年第3期327-331,共5页
Models of threshold voltage and subthreshold swing, including the fringing-capacitance effects between the gate electrode and the surface of the source/drain region, are proposed. The validity of the proposed models i... Models of threshold voltage and subthreshold swing, including the fringing-capacitance effects between the gate electrode and the surface of the source/drain region, are proposed. The validity of the proposed models is confirmed by the good agreement between the simulated results and the experimental data. Based on the models, some factors impacting the threshold voltage and subthreshold swing of a GeOI metal-oxide-semiconductor field-effect transistor(MOSFET) are discussed in detail and it is found that there is an optimum thickness of gate oxide for definite dielectric constant of gate oxide to obtain the minimum subthreshold swing. As a result, it is shown that the fringing-capacitance effect of a shortchannel GeOI MOSFET cannot be ignored in calculating the threshold voltage and subthreshold swing. 展开更多
关键词 GeOI metal-oxide-semiconductor field-effect transistor fringing capacitance subthreshold swing threshold voltage
下载PDF
The study on mechanism and model of negative bias temperature instability degradation in P-channel metal-oxide-semiconductor field-effect transistors
9
作者 曹艳荣 马晓华 +1 位作者 郝跃 田文超 《Chinese Physics B》 SCIE EI CAS CSCD 2010年第9期564-569,共6页
Negative Bias Temperature Instability (NBTI) has become one of the most serious reliability problems of metaloxide-semiconductor field-effect transistors (MOSFETs). The degradation mechanism and model of NBTI are ... Negative Bias Temperature Instability (NBTI) has become one of the most serious reliability problems of metaloxide-semiconductor field-effect transistors (MOSFETs). The degradation mechanism and model of NBTI are studied in this paper. From the experimental results, the exponential value 0.25-0.5 which represents the relation of NBTI degradation and stress time is obtained. Based on the experimental results and existing model, the reaction-diffusion model with H^+ related species generated is deduced, and the exponent 0.5 is obtained. The results suggest that there should be H^+ generated in the NBTI degradation. With the real time method, the degradation with an exponent 0.5 appears clearly in drain current shift during the first seconds of stress and then verifies that H^+ generated during NBTI stress. 展开更多
关键词 NBTI 90nm p-channel metal-oxide-semiconductor field-effect transistors (PMOS-FETs) model
下载PDF
Model and analysis of drain induced barrier lowering effect for 4H-SiC metal semiconductor field effect transistor
10
作者 曹全君 张义门 贾立新 《Chinese Physics B》 SCIE EI CAS CSCD 2009年第10期4456-4459,共4页
Based on an analytical solution of the two-dimensional Poisson equation in the subthreshold region, this paper investigates the behavior of DIBL (drain induced barrier lowering) effect for short channel 4H-SiC metal... Based on an analytical solution of the two-dimensional Poisson equation in the subthreshold region, this paper investigates the behavior of DIBL (drain induced barrier lowering) effect for short channel 4H-SiC metal semiconductor field effect transistors (MESFETs). An accurate analytical model of threshold voltage shift for the asymmetric short channel 4H-SiC MESFET is presented and thus verified. According to the presented model, it analyses the threshold voltage for short channel device on the L/a (channel length/channel depth) ratio, drain applied voltage VDS and channel doping concentration ND, thus providing a good basis for the design and modelling of short channel 4H-SiC MESFETs device. 展开更多
关键词 4H silicon carbide metal semiconductor field effect transistor drain induced barrierlowering effect short channel
下载PDF
Modeling of the drain-induced barrier lowering effect and optimization for a dual-channel 4H silicon carbide metal semiconductor field effect transistor
11
《Chinese Physics B》 SCIE EI CAS CSCD 2012年第3期395-399,共5页
A new analytical model to describe the drain-induced barrier lowering (DIBL) effect has been obtained by solving the two-dimensional (2D) Poisson's equation for the dual-channel 4H-SiC MESFET (DCFET). Using thi... A new analytical model to describe the drain-induced barrier lowering (DIBL) effect has been obtained by solving the two-dimensional (2D) Poisson's equation for the dual-channel 4H-SiC MESFET (DCFET). Using this analytical model, we calculate the threshold voltage shift and the sub-threshold slope factor of the DCFET, which characterize the DIBL effect. The results show that they are significantly dependent on the drain bias, gate length as well as the thickness and doping concentration of the two channel layers. Based on this analytical model, the structure parameters of the DCFET have been optimized in order to suppress the DIBL effect and improve the performance. 展开更多
关键词 drain-induced barrier lowering effect Poisson's equation metal semiconductor field effect transistor
下载PDF
Improved performance of 4H-SiC metal-semiconductor field-effect transistors with step p-buffer layer
12
作者 邓小川 张波 +2 位作者 张有润 王易 李肇基 《Chinese Physics B》 SCIE EI CAS CSCD 2011年第1期584-588,共5页
An improved 4H-SiC metal-semiconductor field-effect transistors (MESFETs) with step p-buffer layer is proposed, and the static and dynamic electrical performances are analysed in this paper. A step p-buffer layer ha... An improved 4H-SiC metal-semiconductor field-effect transistors (MESFETs) with step p-buffer layer is proposed, and the static and dynamic electrical performances are analysed in this paper. A step p-buffer layer has been applied not only to increase the channel current, but also to improve the transconductance. This is due to the fact that the variation in p-buffer layer depth leads to the decrease in parasitic series resistance resulting from the change in the active channel thickness and modulation in the electric field distribution inside the channel. Detailed numerical simulations demonstrate that the saturation drain current and the maximum theoretical output power density of the proposed structure are about 30% and 37% larger than those of the conventional structure. The cut-off frequency and the maximum oscillation frequency of the proposed MESFETs are 14.5 and 62 GHz, respectively, which are higher than that of the conventional structure. Therefore, the 4H-SiC MESFETs with step p-buffer layer have superior direct-current and radio-frequency performances compared to the similar devices based on the conventional structure. 展开更多
关键词 4H-SIC metal-semiconductor field-effect transistors step buffer laver
下载PDF
Effects of gate-buffer combined with a p-type spacer structure on silicon carbide metal semiconductor field-effect transistors
13
作者 Song Kun Chai Chang-Chun +3 位作者 Yang Yin-Tang Chen Bin Zhang Xian-Jun Ma Zhen-Yang 《Chinese Physics B》 SCIE EI CAS CSCD 2012年第1期426-432,共7页
An improved structure of silicon carbide metal-semiconductor field-effect transistors (MESFET) is proposed for high power microwave applications. Numerical models for the physical and electrical mechanisms of the de... An improved structure of silicon carbide metal-semiconductor field-effect transistors (MESFET) is proposed for high power microwave applications. Numerical models for the physical and electrical mechanisms of the device are presented, and the static and dynamic electrical performances are analysed. By comparison with the conventional structure, the proposed structure exhibits a superior frequency response while possessing better DC characteristics. A p-type spacer layer, inserted between the oxide and the channel, is shown to suppress the surface trap effect and improve the distribution of the electric field at the gate edge. Meanwhile, a lightly doped n-type buffer layer under the gate reduces depletion in the channel, resulting in an increase in the output current and a reduction in the gate-capacitance. The structural parameter dependences of the device performance are discussed, and an optimized design is obtained. The results show that the maximum saturation current density of 325 mA/mm is yielded, compared with 182 mA/mm for conventional MESFETs under the condition that the breakdown voltage of the proposed MESFET is larger than that of the conventional MESFET, leading to an increase of 79% in the output power density. In addition, improvements of 27% cut-off frequency and 28% maximum oscillation frequency are achieved compared with a conventional MESFET, respectively. 展开更多
关键词 silicon carbide metal-semiconductor field-effect transistor p-type spacer gate-buffer
下载PDF
New 4H silicon carbide metal semiconductor field-effect transistor with a buffer layer between the gate and the channel layer
14
作者 Zhang Xian-Jun Yang Yin-Tang +3 位作者 Duan Bao-Xing Chen Bin Chai Chang-Chun Song Kun 《Chinese Physics B》 SCIE EI CAS CSCD 2012年第1期419-425,共7页
A new 4H silicon carbide metal semiconductor field-effect transistor (4H-SiC MESFET) structure with a buffer layer between the gate and the channel layer is proposed in this paper for high power microwave applicatio... A new 4H silicon carbide metal semiconductor field-effect transistor (4H-SiC MESFET) structure with a buffer layer between the gate and the channel layer is proposed in this paper for high power microwave applications. The physics-based analytical models for calculating the performance of the proposed device are obtained by solving one- and two-dimensional Poisson's equations. In the models, we take into account not only two regions under the gate but also a third high field region between the gate and the drain which is usually omitted. The direct-current and the alternating- current performances for the proposed 4H-SiC MESFET with a buffer layer of 0.2 ~tm are calculated. The calculated results are in good agreement with the experimental data. The current is larger than that of the conventional structure. The cutoff frequency (fT) and the maximum oscillation frequency (fmax) are 20.4 GHz and 101.6 GHz, respectively, which are higher than 7.8 GHz and 45.3 GHz of the conventional structure. Therefore, the proposed 4H-SiC MESFET structure has better power and microwave performances than the conventional structure. 展开更多
关键词 4H silicon carbide metal semiconductor field-effect transistor Poisson's equation
下载PDF
Modeling of the drain-induced barrier lowering effect and optimization for a dual-channel 4H silicon carbide metal semiconductor field effect transistor
15
作者 张现军 杨银堂 +3 位作者 段宝兴 柴常春 宋坤 陈斌 《Chinese Physics B》 SCIE EI CAS CSCD 2012年第3期395-399,共5页
A new analytical model to describe the drain-induced barrier lowering(DIBL) effect has been obtained by solving the two-dimensional(2D) Poisson’s equation for the dual-channel 4H-SiC MESFET(DCFET).Using this analytic... A new analytical model to describe the drain-induced barrier lowering(DIBL) effect has been obtained by solving the two-dimensional(2D) Poisson’s equation for the dual-channel 4H-SiC MESFET(DCFET).Using this analytical model,we calculate the threshold voltage shift and the sub-threshold slope factor of the DCFET,which characterize the DIBL effect.The results show that they are significantly dependent on the drain bias,gate length as well as the thickness and doping concentration of the two channel layers.Based on this analytical model,the structure parameters of the DCFET have been optimized in order to suppress the DIBL effect and improve the performance. 展开更多
关键词 drain-induced barrier lowering effect Poisson’s equation metal semiconductor field effect transistor
全文增补中
Progress of power field effect transistor based on ultra-wide bandgap Ga_2O_3 semiconductor material 被引量:5
16
作者 Hang Dong Huiwen Xue +4 位作者 Qiming He Yuan Qin Guangzhong Jian Shibing Long Ming Liu 《Journal of Semiconductors》 EI CAS CSCD 2019年第1期17-25,共9页
As a promising ultra-wide bandgap semiconductor, gallium oxide(Ga_2O_3) has attracted increasing attention in recent years. The high theoretical breakdown electrical field(8 MV/cm), ultra-wide bandgap(~ 4.8 eV) and l... As a promising ultra-wide bandgap semiconductor, gallium oxide(Ga_2O_3) has attracted increasing attention in recent years. The high theoretical breakdown electrical field(8 MV/cm), ultra-wide bandgap(~ 4.8 eV) and large Baliga's figure of merit(BFOM) of Ga_2O_3 make it a potential candidate material for next generation high-power electronics, including diode and field effect transistor(FET). In this paper, we introduce the basic physical properties of Ga_2O_3 single crystal, and review the recent research process of Ga_2O_3 based field effect transistors. Furthermore, various structures of FETs have been summarized and compared, and the potential of Ga_2O_3 is preliminary revealed. Finally, the prospect of the Ga_2O_3 based FET for power electronics application is analyzed. 展开更多
关键词 gallium oxide(Ga_2O_3) ultra-wide bandgap semiconductor power device field effect transistor(FET)
下载PDF
适用于SiC MOSFET的漏源电压积分自适应快速短路保护电路研究 被引量:1
17
作者 李虹 胡肖飞 +1 位作者 王玉婷 曾洋斌 《中国电机工程学报》 EI CSCD 北大核心 2024年第4期1542-1552,I0024,共12页
SiC MOSFET因其高击穿电压、高开关速度、低导通损耗等性能优势而被广泛应用于各类电力电子变换器中。然而,由于其短路耐受时间仅为2~7μs,且随母线电压升高而缩短,快速可靠的短路保护电路已成为其推广应用的关键技术之一。为应对不同... SiC MOSFET因其高击穿电压、高开关速度、低导通损耗等性能优势而被广泛应用于各类电力电子变换器中。然而,由于其短路耐受时间仅为2~7μs,且随母线电压升高而缩短,快速可靠的短路保护电路已成为其推广应用的关键技术之一。为应对不同母线电压下的Si C MOSFET短路故障,文中提出一种基于漏源电压积分的自适应快速短路保护方法(drain-sourcevoltageintegration-basedadaptivefast short-circuit protection method,DSVI-AFSCPM),研究所提出的DSVI-AFSCPM在硬开关短路(hardswitchingfault,HSF)和负载短路(fault under load,FUL)条件下的保护性能,进而研究不同母线电压对DSVI-AFSCPM的作用机理。同时,探究Si CMOSFET工作温度对其响应速度的影响。最后,搭建实验平台,对所提出的DSVI-AFSCPM在发生硬开关短路和负载短路时不同母线电压、不同工作温度下的保护性能进行实验测试。实验结果表明,所提出的DSVI-AFSCPM在不同母线电压下具有良好的保护速度自适应性,即母线电压越高,短路保护速度越快,并且其响应速度受Si CMOSFET工作温度影响较小,两种短路工况下工作温度从25℃变化到125℃,短路保护时间变化不超过90 ns。因此,该文为Si CMOSFET在不同母线电压下的可靠使用提供一定技术支撑。 展开更多
关键词 碳化硅金属氧化物半导体场效应晶体管 短路保护 漏源电压积分 母线电压 自适应
下载PDF
SiC MOSFET开关瞬态解析建模综述
18
作者 王莉娜 袁泽卓 +1 位作者 常峻铭 武在洽 《中国电机工程学报》 EI CSCD 北大核心 2024年第19期7772-7783,I0024,共13页
在评估和优化半导体器件开关瞬态特性领域,解析模型因具有简单、直观、应用便捷等优点得到广泛研究。相较同等功率等级的硅基功率器件,碳化硅(silicon carbide,SiC)金属氧化物半导体场效应晶体管(metal-oxide-semiconductor field effec... 在评估和优化半导体器件开关瞬态特性领域,解析模型因具有简单、直观、应用便捷等优点得到广泛研究。相较同等功率等级的硅基功率器件,碳化硅(silicon carbide,SiC)金属氧化物半导体场效应晶体管(metal-oxide-semiconductor field effect transistor,MOSFET)可以应用于更高开关速度,其开关瞬态特性更为复杂,开关瞬态解析建模也更加困难。该文总结现有的针对SiC MOSFET与二极管换流对的开关瞬态解析建模方法,在建模过程中依次引入各种简化假设,按照简化程度由低到高的顺序,梳理解析建模的逐步简化过程。通过对比,评估各模型的优缺点以及适用场合,对其中准确性、实用性都较强的分段线性模型进行详细介绍;之后,对开关瞬态建模中关键参数的建模方法进行总结与评价;最后,指出现有SiC MOSFET开关瞬态解析模型中存在的问题,并对其未来发展给出建议。 展开更多
关键词 碳化硅金属氧化物半导体场效应晶体管 开关瞬态 解析建模 跨导 寄生电容
下载PDF
SiC MOSFET高温栅氧可靠性研究 被引量:2
19
作者 刘建君 陈宏 +3 位作者 丁杰钦 白云 郝继龙 韩忠霖 《电源学报》 CSCD 北大核心 2024年第1期147-152,共6页
碳化硅SiC(silicon carbide)具有优良的电学和热学特性,是一种前景广阔的宽禁带半导体材料。SiC材料制成的功率MOSFET(metal-oxide-semiconductor field-effect transistor)非常适合应用于大功率领域,而高温栅氧可靠性是大功率MOSFET最... 碳化硅SiC(silicon carbide)具有优良的电学和热学特性,是一种前景广阔的宽禁带半导体材料。SiC材料制成的功率MOSFET(metal-oxide-semiconductor field-effect transistor)非常适合应用于大功率领域,而高温栅氧可靠性是大功率MOSFET最需要关注的特性之一。通过正压高温栅偏试验和负压高温栅偏试验对比了自研SiC MOSFET和国外同规格SiC MOSFET的高温栅氧可靠性。负压高温栅偏试验结果显示自研SiC MOSFET与国外SiC MOSFET的阈值电压偏移量基本相等,阈值电压偏移量百分比最大相差在4.52%左右。正压高温栅偏试验的结果显示自研SiC MOSFET的阈值电压偏移量较小,与国外SiC MOSFET相比,自研SiC MOSFET的阈值电压偏移量百分比最大相差11%。自研器件占优势的原因是在SiC/SiO2界面处引入了适量的氮元素,钝化界面缺陷的同时,减少了快界面态的产生,使总的界面态密度被降到最低。 展开更多
关键词 SiC mosfet 可靠性 栅氧 高温栅偏
下载PDF
SiC MOSFET驱动特性及器件国产化后的影响分析 被引量:1
20
作者 姚常智 张昊东 +1 位作者 申宏伟 王建军 《电源学报》 CSCD 北大核心 2024年第3期138-145,164,共9页
碳化硅金属氧化物半导体场效应晶体管SiC MOSFET(silicon carbide metal-oxide-semiconductor field-effect transistor)作为一种新型、广泛应用的开关器件,在实际应用中具有更快的开关速度和更低的器件损耗,可以提高变换器的效率,体现... 碳化硅金属氧化物半导体场效应晶体管SiC MOSFET(silicon carbide metal-oxide-semiconductor field-effect transistor)作为一种新型、广泛应用的开关器件,在实际应用中具有更快的开关速度和更低的器件损耗,可以提高变换器的效率,体现更好的性能。针对SiC MOSFET驱动特性,分析寄生参数对其的影响;搭建双脉冲实验平台,分析栅源电压与SiC MOSFET导通时间的关系;针对现有国产SiC MOSFET存在的不足之处,基于搭建的实验平台及其他电源产品,对SiC MOSFET进行国产化器件替代后导通时间、驱动损耗及负压幅值变化的相关分析。 展开更多
关键词 碳化硅金属氧化物半导体场效应晶体管 寄生参数 栅源电压 国产化
下载PDF
上一页 1 2 17 下一页 到第
使用帮助 返回顶部