期刊文献+
共找到2篇文章
< 1 >
每页显示 20 50 100
Impedance matching for repetitive high voltage all-solid-state Marx generator and excimer DBD UV sources 被引量:1
1
作者 王永刚 童立青 刘克富 《Plasma Science and Technology》 SCIE EI CAS CSCD 2017年第6期10-19,共10页
The purpose of impedance matching for a Marx generator and DBD lamp is to limit the output current of the Marx generator,provide a large discharge current at ignition,and obtain fast voltage rising/falling edges and l... The purpose of impedance matching for a Marx generator and DBD lamp is to limit the output current of the Marx generator,provide a large discharge current at ignition,and obtain fast voltage rising/falling edges and large overshoot.In this paper,different impedance matching circuits(series inductor,parallel capacitor,and series inductor combined with parallel capacitor) are analyzed.It demonstrates that a series inductor could limit the Marx current.However,the discharge current is also limited.A parallel capacitor could provide a large discharge current,but the Marx current is also enlarged.A series inductor combined with a parallel capacitor takes full advantage of the inductor and capacitor,and avoids their shortcomings.Therefore,it is a good solution.Experimental results match the theoretical analysis well and show that both the series inductor and parallel capacitor improve the performance of the system.However,the series inductor combined with the parallel capacitor has the best performance.Compared with driving the DBD lamp with a Marx generator direcdy,an increase of 97.3%in radiant power and an increase of 59.3%in system efficiency are achieved using this matching circuit. 展开更多
关键词 impedance matching circuit all-solid-state Marx generator DBD lamp
下载PDF
A 2.5 GS/s 14-bit D/A converter with 8 to 1 MUX 被引量:1
2
作者 张俊安 李广军 +6 位作者 张瑞涛 付东兵 李皎雪 魏亚峰 阎波 刘军 李儒章 《Journal of Semiconductors》 EI CAS CSCD 2016年第3期95-102,共8页
A 2.5 GS/s 14-bit D/A converter(DAC) with 8 to 1 MUX is presented. This 14-bit DAC uses a "5+9"segment PMOS current-steering architecture. A bias circuit which ensures the PMOS current source obtains a larger out... A 2.5 GS/s 14-bit D/A converter(DAC) with 8 to 1 MUX is presented. This 14-bit DAC uses a "5+9"segment PMOS current-steering architecture. A bias circuit which ensures the PMOS current source obtains a larger output impedance under every PVT(process, source voltage and temperature) corner is also presented. The8 to 1 MUX has a 3 stage structure, and a proper timing sequence is designed to ensure reliable data synthesis. A DEM function which is merged with a "5-31"decoder is used to improve the DAC's dynamic performance. This DAC is embedded in a 2.5 GHz direct digital frequency synthesizer(DDS) chip, and is implemented in a 0.18 m CMOS technology, occupies 4.86 2. 28 mm-2 including bond pads(DAC only), and the measured performance is SFDR 〉 40 d B(with and without DEM) for output signal frequency up to 1 GHz. Compared with other present published DACs with a non-analog-resample structure(means return-to-zero or quad-switch structure is unutilized),this paper DAC's clock frequency(2.5 GHz) and higher output frequency SFDR(〉 40 d B, up to 1 GHz) has some competition. 展开更多
关键词 PMOS current-steering D/A converter bias circuit high speed MUX dynamic element match(DEM)
原文传递
上一页 1 下一页 到第
使用帮助 返回顶部