期刊文献+
共找到1,286篇文章
< 1 2 65 >
每页显示 20 50 100
A 5MS/s 12-Bit Successive Approximation Analog-to-Digital Converter
1
作者 Qinghong Li Xianguo Cao +2 位作者 Liangbin Wang Zechu He Weiming Liu 《Open Journal of Applied Sciences》 2023年第10期1778-1786,共9页
With the continuous development of science and technology, digital signal processing is more and more widely used in various fields. Among them, the analog-to-digital converter (ADC) is one of the key components to co... With the continuous development of science and technology, digital signal processing is more and more widely used in various fields. Among them, the analog-to-digital converter (ADC) is one of the key components to convert analog signals to digital signals. As a common type of ADC, 12-bit sequential approximation analog-to-digital converter (SAR ADC) has attracted extensive attention for its performance and application. This paper aims to conduct in-depth research and analysis of 12-bit SAR ADC to meet the growing demands of digital signal processing. This article designs a 12-bit, successive approximation analog-to-digital converter (SAR ADC) with a sampling rate of 5 MS/s. The overall circuit adopts a fully differential structure, with key modules including DAC capacitor array, comparator, and control logic. According to the DAC circuit in this paper, a fully differential capacitor DAC array structure is proposed to reduce the area of layout DAC. The comparator uses a digital dynamic comparator to improve the ADC conversion speed. The chip is designed based on the SMIC180 nm CMOS process. The simulation results show that when the sampling rate is 5 MS/s, the effective bit of SAR ADC is 11.92 bit, the SNR is 74.62 dB, and the SFDR is 89.24 dB. 展开更多
关键词 Successive Approximation analog-to-digital converter SEGMENTED Capacitor Array
下载PDF
Simulation and Design Optimization of Novel Microelectromechanical Digital-to-Analog Converter
2
作者 刘清惓 黄庆安 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2001年第12期1543-1545,共3页
A microelectromechanical Digital to Analog Converter (DAC) based on Weighted Gap (WG) principle is described,which is analogous to the weighed resistor DAC in electronic circuits.To convert the input of binary vol... A microelectromechanical Digital to Analog Converter (DAC) based on Weighted Gap (WG) principle is described,which is analogous to the weighed resistor DAC in electronic circuits.To convert the input of binary voltage to the output of analog displacement,the gaps are proposed to be employed as a scale factor.A finite element method is used to simulate the performance of the DAC.To reduce the error,the structure design is optimized and the maximum error of 0 002μm is obtained. 展开更多
关键词 digital to analog converter MEMS microactuators precise positioning FEA
下载PDF
Overview of Energy-Efficient Successive-Approximation Analog-to-Digital Converters: State-of-the-Art and a Design Example 被引量:1
3
作者 Sheng-Gang Dong Xiao-Yang Wang +2 位作者 Hua Fan Jun-Feng Gao Qiang Li 《Journal of Electronic Science and Technology》 CAS 2013年第4期372-381,共10页
This paper makes a review of state-of-the- arts designs of successive-approximation register analog-to-digital converters (SAR ADCs). Methods and technique specifications are collected in view of innovative ideas. A... This paper makes a review of state-of-the- arts designs of successive-approximation register analog-to-digital converters (SAR ADCs). Methods and technique specifications are collected in view of innovative ideas. At the end of this paper, a design example is given to illustrate the procedure to design an SAR ADC. A new method, which extends the width of the internal clock, is also proposed to facilitate different sampling frequencies, which provides more time for the digital-to-analog convert (DAC) and comparator to settle. The 10 bit ADC is simulated in 0.13 μm CMOS process technology. The signal-to-noise and distortion ratio (SNDR) is 54.41 dB at a 10 MHz input with a 50 MS/s sampling rate, and the power is 330 μW. 展开更多
关键词 analog-to-digital converter asynchro-nous CLOCK review successive-approximation registeranalog-to-digital converters.
下载PDF
Effect of ionizing radiation on dual 8-bit analog-to-digital converters (AD9058) with various dose rates and bias conditions 被引量:1
4
作者 李兴冀 刘超铭 +2 位作者 孙中亮 肖立伊 何世禹 《Chinese Physics B》 SCIE EI CAS CSCD 2013年第9期629-633,共5页
The radiation effects on several properties (reference voltage, digital output logic voltage, and supply current) of dual 8-bit analog-to-digital (A/D) converters (AD9058) under various biased conditions are inv... The radiation effects on several properties (reference voltage, digital output logic voltage, and supply current) of dual 8-bit analog-to-digital (A/D) converters (AD9058) under various biased conditions are investigated in this paper. Gamma ray and 10-MeV proton irradiation are selected for a detailed evaluation and comparison. Based on the measurement results induced by the gamma ray with various dose rates, the devices exhibit enhanced low dose rate sensitivity (ELDRS) under zero and working bias conditions. Meanwhile, it is obvious that the ELDRS is more severe under the working bias condition than under the zero bias condition. The degradation of AD9058 does not display obvious ELDRS during 10-MeV proton irradiation with the selected flux. 展开更多
关键词 analog-to-digital converters enhanced low dose rate sensitivities (ELDRS) gamma ray and protonirradiation lower/high-dose rate
下载PDF
A 1.5 bit/s Pipelined Analog-to-Digital Converter Design with Independency of Capacitor Mismatch
5
作者 李丹 戎蒙恬 毛军发 《Journal of Shanghai Jiaotong university(Science)》 EI 2007年第4期497-500,共4页
A new technique which is named charge temporary storage technique (CTST) was presented to improve the linearity of a 1.5 bit/s pipelined analog-to-digital converter (ADC). The residual voltage was obtained from the sa... A new technique which is named charge temporary storage technique (CTST) was presented to improve the linearity of a 1.5 bit/s pipelined analog-to-digital converter (ADC). The residual voltage was obtained from the sampling capacitor, and the other capacitor was just a temporary storage of charge. Then, the linearity produced by the mismatch of these capacitors was eliminated without adding extra capacitor error-averaging amplifiers. The simulation results confirmed the high linearity and low dissipation of pipelined ADCs implemented in CTST, so CTST was a new method to implement high resolution, small size ADCs. 展开更多
关键词 charge TEMPORARY storage technique (CTST) residual voltage CAPACITOR MISMATCH PIPELINED analog-to-digital converter (adc)
下载PDF
Design of Digital to Analog Converters with Arbitrary Radix
6
作者 Tejmal S. Rathore 《Circuits and Systems》 2018年第3期49-57,共9页
There are DAC structures available in the literature for radix r = 2, 3, and 4;but how they are arrived at is missing. No general structure is available for any radix r. The aim of the paper is, therefore, to fulfil t... There are DAC structures available in the literature for radix r = 2, 3, and 4;but how they are arrived at is missing. No general structure is available for any radix r. The aim of the paper is, therefore, to fulfil these gaps. To start with, the design relations are derived for the simplest possible attenuator circuit when connected to a voltage source V and a series resistance R, such that the complete circuit offers the Thevenin resistance R. Spread relations for this attenuator are derived. An example when 3 such attenuators with different attenuation constants are connected in cascade is given. Interestingly, the two attenuators with attenuation factors 1/2 and 1/3 have the same spread of 2. A generalized attenuator is then obtained when N number of identical attenuators are connected in cascade. This is modified to derive a digital to analog converter for any radix r. 展开更多
关键词 digital to analog converter DESIGN of DAC DAC of ANY RADIX DAC Structure
下载PDF
A Digital Background Calibration Technique for Successive Approximation Register Analog-to-Digital Converter
7
作者 Ling Du Ning Ning +2 位作者 Shuangyi Wu Qi Yu Yang Liu 《Journal of Computer and Communications》 2013年第6期30-36,共7页
A digital background calibration technique that corrects the capacitor mismatches error is proposed for successive approximation register analog-to-digital converter (SAR ADC). The technique is implemented in SAR ADC ... A digital background calibration technique that corrects the capacitor mismatches error is proposed for successive approximation register analog-to-digital converter (SAR ADC). The technique is implemented in SAR ADC which is based on tri-level switching. The termination capacitor in the Digital-to-Analog Converter (DAC) is regarded as a reference capacitor and the digital weights of all other unit capacitors are corrected with respect to the reference capacitor. To make a comparison between the size of the unit capacitor and that of the reference capacitor, each input sample is quantized twice. The unit capacitor being calibrated is swapped with the reference capacitor during the second conversion. The difference between the two conversion results is used to correct the digital weight of the unit capacitor under calibration. The calibration technique with two reference capacitors is presented to reduce the number of parameters to be estimated. Behavior simulation is performed to verify the proposed calibration technique by using a 12-bit SAR ADC with 3% random capacitor mismatch. The simulation results show that the Signal-to-Noise and Distortion Ratio (SNDR) is improved from 57.2 dB to 72.2 dB and the Spurious Free Dynamic Range (SFDR) is improved from 60.0 dB to 85.4 dB. 展开更多
关键词 analog-to-digital CONVERSION CAPACITOR MISMATCH digital BACKGROUND Calibration SAR adc
下载PDF
Novel Optical Analog-To-Digital Converter Based on Optical Time Division Multiplexing
8
作者 王晓东 孙雨南 +1 位作者 伍剑 崔芳 《Journal of Beijing Institute of Technology》 EI CAS 2003年第S1期58-61,共4页
A novel optical analog-to-digital converter based on optical time division multiplexing(OTDM) is described which uses electrooptic sampling and time-demultiplexing together with multiple electronic analog-to-digital c... A novel optical analog-to-digital converter based on optical time division multiplexing(OTDM) is described which uses electrooptic sampling and time-demultiplexing together with multiple electronic analog-to-digital converter(ADC). Compared with the previous scheme, the time-division multiplexer and the time-division demultiplexer are applied in the optical analog-to-digital converter(OADC) at the same time, the design of the OADC is simplified and the performance of the OADC based on time-division demultiplexer is improved. A core optical part of the system is demonstrated with a sample rate of 10 Gs/s. The signals in three channels are demultiplexed from the optical pulses.The result proves our scheme is feasible. 展开更多
关键词 Oadc(optical analog-to-digital converter) electrooptic sampling OTDM(optical time division multiplexing)
下载PDF
一种应用于12 bit SAR ADC C-R混和式DAC
9
作者 谢海情 陈振华 +1 位作者 谷洪波 曹武 《电子设计工程》 2024年第12期113-117,共5页
针对ADC中功耗、精度与成本之间相互制约的问题,提出一种应用于12 bitSARADC的混合电容电阻型(C-R)DAC结构。高6位采用温度计编码的电容阵列结构;低6位选择电阻阵列结构。对电路进行非线性分析选取合理的元件尺寸。另外,采用非交叠时钟... 针对ADC中功耗、精度与成本之间相互制约的问题,提出一种应用于12 bitSARADC的混合电容电阻型(C-R)DAC结构。高6位采用温度计编码的电容阵列结构;低6位选择电阻阵列结构。对电路进行非线性分析选取合理的元件尺寸。另外,采用非交叠时钟电路作为开关控制时序,避免开关切换时引起瞬态毛刺导致电容电荷泄露。基于GSMC 95 nm工艺,完成电路、版图设计与仿真,并完成流片测试,DAC版图总面积为317.2μm×262.5μm,流片测试结果表明,DNL的范围为-0.38~+0.44 LSB,INL的范围为-0.73~+0.4 LSB,满足12位ADC的设计要求。 展开更多
关键词 数模转换器 逐次逼近型 电容电阻结构 温度计编码
下载PDF
一种基于冗余位结构CDAC的12 bit SAR ADC
10
作者 都文和 韩波 +1 位作者 宋昊洋 王梦梦 《北华大学学报(自然科学版)》 CAS 2024年第6期825-832,共8页
提出一种基于非二进制冗余位结构CDAC的12 bit全差分逐次逼近型模拟数字转换器(SAR ADC)。传统SAR ADC中CDAC的单位电容数量随位数指数增长,且采用全差分结构的电容数量是单端结构的两倍,导致CDAC建立时间过长。为此,设计一种加入冗余... 提出一种基于非二进制冗余位结构CDAC的12 bit全差分逐次逼近型模拟数字转换器(SAR ADC)。传统SAR ADC中CDAC的单位电容数量随位数指数增长,且采用全差分结构的电容数量是单端结构的两倍,导致CDAC建立时间过长。为此,设计一种加入冗余位的分段式电容阵列,减少单位电容数量,提高CDAC建立速度。动态比较器的比较速度快,会导致数字码误判,通过加入冗余位弥补比较器对数字码误判的缺陷;采用底板采样技术,避免沟道电荷注入和时钟馈通,提高采样精度;采用SMIC 130 nm CMOS工艺。在电源电压1.2 V、20 MS/s采样率下,对1024点FFT仿真。结果显示:当输入频率(9.824 MHz)接近奈奎斯特频率时,该ADC的整体信噪失真比(SNDR)达到72.42 dB,有效位数(ENOB)达到11.73 bit;无杂散动态范围(SFDR)达到88.4 dBc,功耗为1.29 mW。 展开更多
关键词 逐次逼近型模数转换器 非二进制冗余位 分段电容 底板采样
下载PDF
一种16位110 dB无杂散动态范围的低功耗SAR ADC
11
作者 邢向龙 王倩 +3 位作者 康成 彭姜灵 李清 俞军 《电子科技大学学报》 EI CAS CSCD 北大核心 2024年第2期185-193,共9页
该文设计了一款16位、转换速率为625 kS/s的逐次逼近寄存器型模数转换器(SAR ADC)。改进的采样保持电路结构,优化了采样线性度和噪声性能。采用分段结构设计电容型数模转换器并使用混合方式的电容切换方案,减小面积和能耗。利用扰动注... 该文设计了一款16位、转换速率为625 kS/s的逐次逼近寄存器型模数转换器(SAR ADC)。改进的采样保持电路结构,优化了采样线性度和噪声性能。采用分段结构设计电容型数模转换器并使用混合方式的电容切换方案,减小面积和能耗。利用扰动注入技术提升ADC的线性度。比较器采用两级积分型预放大器减小噪声,利用输出失调存储技术及优化的电路设计减小了比较器失调电压和失调校准引入的噪声,优化并提升了比较器速度。芯片采用CMOS 0.18μm工艺设计和流片,ADC核心面积为1.15 mm^(2)。测试结果表明,在1 kHz正弦信号输入下,ADC差分输入峰峰值幅度达8.8 V,信纳比为85.9 dB,无杂散动态范围为110 dB,微分非线性为-0.27/+0.32 LSB,积分非线性为-0.58/+0.53 LSB,功耗为4.31 mW。 展开更多
关键词 模数转换器 数模转换器 低噪声比较器 失调校准 采样保持 逐次逼近寄存器
下载PDF
高精度低功耗噪声整形SAR ADC设计
12
作者 赵壮 付云浩 +2 位作者 谷艳雪 常玉春 殷景志 《吉林大学学报(信息科学版)》 CAS 2024年第2期226-231,共6页
针对传统无源有损积分环路滤波器相较于有源无损积分环路滤波器,具有功耗低、电路设计简单等特点,但其噪声传输函数(NTF:Noise Transfer Function)平滑,噪声整形效果较弱的问题,提出了一种无源无损的二阶积分环路滤波器,保留了无源有损... 针对传统无源有损积分环路滤波器相较于有源无损积分环路滤波器,具有功耗低、电路设计简单等特点,但其噪声传输函数(NTF:Noise Transfer Function)平滑,噪声整形效果较弱的问题,提出了一种无源无损的二阶积分环路滤波器,保留了无源有损积分优点的同时具有良好噪声整形效果。设计了一款分辨率为16 bit、采样率为2 Ms/s的混合架构噪声整形SAR ADC。仿真结果表明,在125 kHz带宽、过采样比为8时,实现了高信号与噪声失真比(SNDR(Signal to Noise and Distortion Ratio)为91.1 dB)、高精度(14.84 bit)和低功耗(285μW)的性能。 展开更多
关键词 逐次逼近型模数转换器 噪声整形SAR adc 高精度 低功耗
下载PDF
一种具有1~128倍可变增益放大器的低功耗Sigma⁃Delta ADC
13
作者 聂勇 吴旦昱 +2 位作者 王丹丹 唐朝 吴霖真 《半导体技术》 CAS 北大核心 2024年第5期476-482,共7页
为满足传感器应用的低功耗需求,设计并实现了一种低功耗Sigma⁃Delta模数转换器(ADC)芯片。该ADC采用一阶全差分开关电容Sigma⁃Delta调制器,且集成了可编程增益放大器(PGA)和Bandgap;使用1.5 bit量化结构,相较于1 bit量化结构减小了3 dB... 为满足传感器应用的低功耗需求,设计并实现了一种低功耗Sigma⁃Delta模数转换器(ADC)芯片。该ADC采用一阶全差分开关电容Sigma⁃Delta调制器,且集成了可编程增益放大器(PGA)和Bandgap;使用1.5 bit量化结构,相较于1 bit量化结构减小了3 dB的量化误差;使用优化的反馈电路,减小了电容失配引入的误差;PGA采用轨到轨的运放电路拓扑,增大了整个芯片的电压适应范围。基于180 nm CMOS工艺对该ADC进行了设计和流片。测试结果表明:该Sigma⁃Delta ADC在采样频率512 kHz、过采样率(OSR)为256时,峰值信噪谐波失真比(SNDR)和有效位数(ENOB)分别为75.29 dB和12.21 bit,芯片功耗仅为0.92 mW。芯片能在2.3~5.5 V宽电源电压范围内正常工作,可实现最大128 V/V的增益。适用于小型传感器的信号测量应用,可以满足小型传感器低功耗、高精度的需求。 展开更多
关键词 模数转换器(adc) 全差分开关电容器 Sigma⁃Delta调制器 1.5 bit量化 低功耗 可编程增益放大器(PGA)
下载PDF
一种6倍无源增益低OSR低功耗的二阶NS SAR ADC
14
作者 黄子琪 徐卫林 +2 位作者 韦保林 韦雪明 李海鸥 《微电子学》 CAS 北大核心 2024年第2期177-182,共6页
针对一阶噪声整形(NS)往往需要增加功耗而以较高的过采样比(OSR)来实现较高的有效位数(ENOB),提出了一种低OSR、低功耗的二阶无源NS SAR ADC。该无源NS模块较高的无源增益可以更好地抑制比较器的噪声;其残差电压是通过开关MOS阵列复用... 针对一阶噪声整形(NS)往往需要增加功耗而以较高的过采样比(OSR)来实现较高的有效位数(ENOB),提出了一种低OSR、低功耗的二阶无源NS SAR ADC。该无源NS模块较高的无源增益可以更好地抑制比较器的噪声;其残差电压是通过开关MOS阵列复用积分电容实现采样,从而无需额外的残差采样电容,避免了残差采样电容清零和残差采样时kT/C噪声的产生,因此减小了总的kT/C噪声。180 nm CMOS工艺仿真结果表明,在不使用数字校准的情况下,所设计的10位二阶无源NS SAR ADC电路以100 kS/s的采样率和5的OSR,实现了13.5位ENOB,电路功耗仅为6.98μW。 展开更多
关键词 逐次逼近模数转换器 无源噪声整形 低功耗 低过采样比 残差电压
下载PDF
基于高速ADC的数字双混频时差测量系统
15
作者 冷杰兴 刘军良 +3 位作者 刘倩 王莹 徐超 胡永辉 《时间频率学报》 CSCD 2024年第1期34-45,共12页
使用双混频时差法进行时间和频率测量时,模拟部分引入的噪声会干扰信号过零点的判断,降低测量精度,而使用数字信号处理技术后不再需要判断过零点,量化噪声成为系统内的主要噪声来源,可以通过数字滤波器对其进行抑制。同时有利于设计结... 使用双混频时差法进行时间和频率测量时,模拟部分引入的噪声会干扰信号过零点的判断,降低测量精度,而使用数字信号处理技术后不再需要判断过零点,量化噪声成为系统内的主要噪声来源,可以通过数字滤波器对其进行抑制。同时有利于设计结构紧凑的系统,更易于小型化,测量速度也可以进行灵活配置。通过引入高速模数转换器、数控振荡器、低通抽取滤波器、数字鉴相器等,设计了数字双混频时差测量系统,并研制了4通道的原理样机。测试结果表明,当频率源为10 MHz的信号时,原理样机中属于同片ADC(analog-to-digital converter)的两个通道间的本底噪声约为5×10^(-14)@1 s,属于不同片ADC的两个通道间的本底噪声约为8×10^(-14)@1 s,满足原子振荡器的测量要求。并以主动型氢钟VCH-1003M为参考,使用原理样机分别对Microchip的5071A铯原子钟和SRS的FS725铷原子钟的稳定度进行测量,测量结果与Microchip的相噪分析仪53100A和5120A无显著差异。 展开更多
关键词 双混频时差 模数转换器 低通抽取滤波器 本底噪声
下载PDF
ADC border effect and suppression of quantization error in the digital dynamic measurement 被引量:3
16
作者 白丽娜 刘海东 +7 位作者 周渭 张勇 翟鸿启 崔震健 赵明英 谷小倩 刘蓓玲 黄李贝 《Chinese Physics B》 SCIE EI CAS CSCD 2017年第9期91-97,共7页
The digital measurement and processing is an important direction in the measurement and control field. The quantization error widely existing in the digital processing is always the decisive factor that restricts the ... The digital measurement and processing is an important direction in the measurement and control field. The quantization error widely existing in the digital processing is always the decisive factor that restricts the development and applications of the digital technology. In this paper, we find that the stability of the digital quantization system is obviously better than the quantization resolution. The application of a border effect in the digital quantization can greatly improve the accuracy of digital processing. Its effective precision has nothing to do with the number of quantization bits, which is only related to the stability of the quantization system. The high precision measurement results obtained in the low level quantization system with high sampling rate have an important application value for the progress in the digital measurement and processing field. 展开更多
关键词 quantization error border effect digital converter(adc)
下载PDF
单极性ADC静态参数的测试方法
17
作者 朱清 韦凯 陶青平 《电子技术应用》 2024年第2期60-64,共5页
模数转换器(ADC)的静态指标包括微分非线性(DNL)和积分非线性(INL),测量静态参数的主要方法为码密度直方图法。传统的码密度直方图法对输入正弦波的幅值的计算精度有较高的要求,提出了一种基于码密度直方图的归一化处理的平台方案。根... 模数转换器(ADC)的静态指标包括微分非线性(DNL)和积分非线性(INL),测量静态参数的主要方法为码密度直方图法。传统的码密度直方图法对输入正弦波的幅值的计算精度有较高的要求,提出了一种基于码密度直方图的归一化处理的平台方案。根据测试要求,选取符合要求的测试激励幅值输入,从而对归一化处理后的方案有效性进行验证。实验结果表明进行归一化处理降低了正弦波幅值的变化对于码密度直方图法的影响,提高了码密度直方图法测试的稳定性。 展开更多
关键词 模数转换器 微分非线性(DNL) 积分非线性(INL) 码密度直方图 归一化
下载PDF
基于FPGA的多片ADC同步设计与实现
18
作者 张彤 张金凤 +1 位作者 孟爱权 雷刚 《火控雷达技术》 2024年第1期72-75,91,共5页
本文通过利用模数转换器的测试模式可实现对多片ADC高速采集系统的同步设计。该设计方案,可保证相控阵雷达多通道的相位一致性,确保方位和俯仰角度测量的准确性。通过外部模拟信号源对该系统进行功能测试,并通过Matlab对测试结果进行分... 本文通过利用模数转换器的测试模式可实现对多片ADC高速采集系统的同步设计。该设计方案,可保证相控阵雷达多通道的相位一致性,确保方位和俯仰角度测量的准确性。通过外部模拟信号源对该系统进行功能测试,并通过Matlab对测试结果进行分析,确定通道间的相位关系,对该设计方案的功能性及稳定性进行了验证。 展开更多
关键词 模数转换器 多片同步 FPGA 和差测角
下载PDF
A FAST FOREGROUND DIGITAL CALIBRATION TECHNIQUE FOR PIPELINED ADC
19
作者 Wang Yu Yang Haigang +2 位作者 Cheng Xin Liu Fei Yin Tao 《Journal of Electronics(China)》 2012年第5期445-450,共6页
Digital calibration techniques are widely developed to cancel the non-idealities of the pipelined Analog-to-Digital Converters (ADCs). This letter presents a fast foreground digital calibration technique based on the ... Digital calibration techniques are widely developed to cancel the non-idealities of the pipelined Analog-to-Digital Converters (ADCs). This letter presents a fast foreground digital calibration technique based on the analysis of error sources which influence the resolution of pipelined ADCs. This method estimates the gain error of the ADC prototype quickly and calibrates the ADC simultaneously in the operation time. Finally, a 10 bit, 100 Ms/s pipelined ADC is implemented and calibrated. The simulation results show that the digital calibration technique has its efficiency with fewer operation cycles. 展开更多
关键词 Pipelined analog-to-digital converter (adc) Foreground digital calibration Gain error Error estimation
下载PDF
低精度ADC下无小区大规模MIMO系统的频谱效率研究
20
作者 肖海林 何怡玲 +2 位作者 谢湘伟 胡智群 张中山 《信号处理》 CSCD 北大核心 2024年第8期1520-1530,共11页
无小区大规模多输入多输出(cell-free massive multiple-input multiple-output,CF-mMIMO)系统的覆盖区域内随机部署了大量分布式接入点(access points,APs)在同一时间频率资源中服务所有的用户,可显著提升系统通信容量,是6G网络中最具... 无小区大规模多输入多输出(cell-free massive multiple-input multiple-output,CF-mMIMO)系统的覆盖区域内随机部署了大量分布式接入点(access points,APs)在同一时间频率资源中服务所有的用户,可显著提升系统通信容量,是6G网络中最具潜力的使能技术之一。然而,大量AP处配备高精度模数转换器(analog-to-digital converters,ADCs)导致的高功耗与硬件成本,限制了CF-mMIMO系统的实际部署。为了有效地降低硬件成本,本文研究了低精度ADCs下CF-mMIMO系统的上行链路频谱效率(spectral efficiency,SE)。在不完美的信道估计下,利用加性量化噪声(additive quantization noise model,AQNM)模型和最大比合并(maximal ratio combining,MRC)接收机滤波器,推导了CF-mMIMO系统中用户上行可达速率的闭式表达式,并基于该表达式分析了AP数量、用户传输功率以及ADCs精度等系统参数对SE的影响。为了最大化CF-mMIMO系统的SE,提出了一种低精度ADCs下贪婪导频分配算法抑制导频污染。将导频分配建模为最大-最小导频优化问题,通过迭代更新速率最小用户的导频序列,使其所受导频污染的影响最小,从而最大化该用户的可达速率。最后,将配备低精度ADC的CFmMIMO系统与传统完美精度ADC系统进行性能比较。数值仿真结果表明,系统配备5位低精度ADCs时的SE逼近完美精度ADCs,增加AP端天线数可以弥补低精度ADCs导致的性能退化。此外,所提算法不仅有效抑制了导频污染,还缩小了用户之间的速率差距,提升了系统的95%用户SE。 展开更多
关键词 无小区大规模MIMO系统 低精度模数转换器 加性量化噪声模型 导频分配
下载PDF
上一页 1 2 65 下一页 到第
使用帮助 返回顶部