Design of low-power high-frequency digital controlled DC-DC switching power converter

This paper models a low-power high-frequency digitally controlled synchronous rectifier （SR） OUCK converter. The converter is a hybrid system with three operation modes. Digital PID controler is used. Key problems such as quantization resolution of digital pulse-width modulation （DPWM） and steady-state limit cycles of digital control switching model power supply （SMPS） are discussed, with corresponding solutions presented. Simulation of a digital control synchronous buck is performed with a fixed-point algorithm. The results show that the described approach enables high-speed dynamic performance.

Digital Control Technologies for DC/DC Switching Converters

An overview of recent advances in digital control of low-to medium-power DC/DC switching converters is presented.Traditionally,analog electronics methods have dominated in controlling such DC/DC converters.However,with the steadily decreasing cost of ICs,the feasibility of digitally controlled DC/DC switching converters has increased sig-nificantly.This paper outlines a sample of digital solutions for DC/DC switching converters to enhance the performance of DC/DC switching converters.Furthermore,latest research activities pertaining to applications for steady-state and dy-namic performance improvement,such as efficiency optimization,controller auto tuning,and capacitor charge balance control,is discussed.These applications demonstrate the significant advantages and potentials of digital control.

Rapid Parameter-Optimizing Strategy for Plug-and-Play Devices in DC Distribution Systems under the Background of Digital Transformation

By integrating advanced digital technologies such as cloud computing and the Internet of Things in sensor measurement,information communication,and other fields,the digital DC distribution network can efficiently and reliably access DistributedGenerator(DG)and Energy Storage Systems(ESS),exhibiting significant advantages in terms of controllability and meeting requirements of Plug-and-Play(PnP)operations.However,during device plug-in and-out processes,improper systemparametersmay lead to small-signal stability issues.Therefore,before executing PnP operations,conducting stability analysis and adjusting parameters swiftly is crucial.This study introduces a four-stage strategy for parameter optimization to enhance systemstability efficiently.In the first stage,state-of-the-art technologies in measurement and communication are utilized to correct model parameters.Then,a novel indicator is adopted to identify the key parameters that influence stability in the second stage.Moreover,in the third stage,a local-parameter-tuning strategy,which leverages rapid parameter boundary calculations as a more efficient alternative to plotting root loci,is used to tune the selected parameters.Considering that the local-parameter-tuning strategy may fail due to some operating parameters being limited in adjustment,a multiparameter-tuning strategy based on the particle swarm optimization(PSO)is proposed to comprehensively adjust the dominant parameters to improve the stability margin of the system.Lastly,system stability is reassessed in the fourth stage.The proposed parameter-optimization strategy’s effectiveness has been validated through eigenvalue analysis and nonlinear time-domain simulations.

Study and Production of a Two-Stage DC/DC DC/AC Converter for Generating an Alternating Voltage from a Direct Voltage Supplied by a Photovoltaic Array

This article presents an ongoing study of the design of a DC-AC inverter using a single renewable energy source. The proposed approach makes it possible to produce an output with an H-bridge or full bridge and a single energy source. To this end, the performance of the inverter was studied first by means of a simulation and then with the implementation of an experimental device.

Simulation and Design Optimization of Novel Microelectromechanical Digital-to-Analog Converter

A microelectromechanical Digital to Analog Converter (DAC) based on Weighted Gap (WG) principle is described,which is analogous to the weighed resistor DAC in electronic circuits.To convert the input of binary voltage to the output of analog displacement,the gaps are proposed to be employed as a scale factor.A finite element method is used to simulate the performance of the DAC.To reduce the error,the structure design is optimized and the maximum error of 0 002μm is obtained.

A high precision time-to-digital converter based on multi-phase clock implemented within Field-Programmable-Gate-Array

In this paper, the design of a coarse-fine interpolation Time-to-Digital Converter (TDC) is implemented in an ALTERA’s Cyclone FPGA. The carry-select chain performs as the tapped delay line. The Logic Array Block (LAB) having a propagation delay of 165 ps in the chain is synthesized as delay cell. Coarse counters triggered by the global clock count the more significant bits of the time data. This clock is also fed through the delay line, and LABs create the copies. The replicas are latched by the tested event signal, and the less significant bits are encoded from the latched binary bits. Single-shot resolution of the TDC can be 60 ps. The worst Differential Nonlinearity (DNL) is about 0.2 Least Significant Bit (LSB, 165 ps in this TDC module), and the Integral Nonlinearity (INL) is 0.6 LSB. In comparison with other architectures using the synchronous global clock to sample the taps, this architecture consumed less electric power and logic cells, and is more stable.

Overview of Energy-Efficient Successive-Approximation Analog-to-Digital Converters: State-of-the-Art and a Design Example

This paper makes a review of state-of-the- arts designs of successive-approximation register analog-to-digital converters （SAR ADCs）. Methods and technique specifications are collected in view of innovative ideas. At the end of this paper, a design example is given to illustrate the procedure to design an SAR ADC. A new method, which extends the width of the internal clock, is also proposed to facilitate different sampling frequencies, which provides more time for the digital-to-analog convert （DAC） and comparator to settle. The 10 bit ADC is simulated in 0.13 μm CMOS process technology. The signal-to-noise and distortion ratio （SNDR） is 54.41 dB at a 10 MHz input with a 50 MS/s sampling rate, and the power is 330 μW.

A LOW POWER TIME-TO-DIGITAL CONVERTER FOR ALL-DIGITAL PHASE-LOCKED LOOP

Time-to-Digital Converter (TDC) is a key block used as the phase/frequency detector in an All-Digital Phase-Locked Loop (ADPLL). Usually, it occupies a large proportion of ADPLL's total power consumption up to about 30% to 40%. In this paper, the detailed power consumption of different components in the TDC is analyzed. A Power Management Block (PMB) is presented for the TDC to reduce its power consumption. A 24-bits TDC core with the proposed PMB is implemented in HJTC 0.18 μm CMOS technology. Simulation results show that up to 84% power reduction is achieved using our proposed technique.

Design of Digital to Analog Converters with Arbitrary Radix

There are DAC structures available in the literature for radix r = 2, 3, and 4;but how they are arrived at is missing. No general structure is available for any radix r. The aim of the paper is, therefore, to fulfil these gaps. To start with, the design relations are derived for the simplest possible attenuator circuit when connected to a voltage source V and a series resistance R, such that the complete circuit offers the Thevenin resistance R. Spread relations for this attenuator are derived. An example when 3 such attenuators with different attenuation constants are connected in cascade is given. Interestingly, the two attenuators with attenuation factors 1/2 and 1/3 have the same spread of 2. A generalized attenuator is then obtained when N number of identical attenuators are connected in cascade. This is modified to derive a digital to analog converter for any radix r.

Effect of ionizing radiation on dual 8-bit analog-to-digital converters (AD9058) with various dose rates and bias conditions

The radiation effects on several properties （reference voltage, digital output logic voltage, and supply current） of dual 8-bit analog-to-digital （A/D） converters （AD9058） under various biased conditions are investigated in this paper. Gamma ray and 10-MeV proton irradiation are selected for a detailed evaluation and comparison. Based on the measurement results induced by the gamma ray with various dose rates, the devices exhibit enhanced low dose rate sensitivity （ELDRS） under zero and working bias conditions. Meanwhile, it is obvious that the ELDRS is more severe under the working bias condition than under the zero bias condition. The degradation of AD9058 does not display obvious ELDRS during 10-MeV proton irradiation with the selected flux.

A 1.5 bit/s Pipelined Analog-to-Digital Converter Design with Independency of Capacitor Mismatch

A new technique which is named charge temporary storage technique (CTST) was presented to improve the linearity of a 1.5 bit/s pipelined analog-to-digital converter (ADC). The residual voltage was obtained from the sampling capacitor, and the other capacitor was just a temporary storage of charge. Then, the linearity produced by the mismatch of these capacitors was eliminated without adding extra capacitor error-averaging amplifiers. The simulation results confirmed the high linearity and low dissipation of pipelined ADCs implemented in CTST, so CTST was a new method to implement high resolution, small size ADCs.

Novel Optical Analog-To-Digital Converter Based on Optical Time Division Multiplexing

A novel optical analog-to-digital converter based on optical time division multiplexing(OTDM) is described which uses electrooptic sampling and time-demultiplexing together with multiple electronic analog-to-digital converter(ADC). Compared with the previous scheme, the time-division multiplexer and the time-division demultiplexer are applied in the optical analog-to-digital converter(OADC) at the same time, the design of the OADC is simplified and the performance of the OADC based on time-division demultiplexer is improved. A core optical part of the system is demonstrated with a sample rate of 10 Gs/s. The signals in three channels are demultiplexed from the optical pulses.The result proves our scheme is feasible.

Single-Stage Vernier Time-to-Digital Converter with Sub-Gate Delay Time Resolution

This paperpresents a single-stage Vernier Time-to-Digital Converter (VTDC) that utilizes the dynamic-logic phase detector. The zero dead-zone characteristic of this phase detector allows for the single-stage VTDC to deliver sub-gate delay time resolution. The single-stage VTDC has been designed in 0.13μm CMOS technology. The simulation results demonstrate a linear input-output characteristic for input dynamic range from 0 to 1.6ns with a time resolution of 25ps.

Performance Evaluation of Wavelength Division Multiplexing Photonic Analogue-to-Digital Converters for High-Resolution Radar Systems

The performance of the wavelength division multiplexing (WDM) photonic analogue-to-digital converter (ADC) used for digitization of high-resolution radar systems is evaluated numerically by using the peak signal-to-noise ratio (SNR) metric. Two different WDM photonic ADC architectures are considered for the digitization of radar signals with 5 GHz of bandwidth (spatial resolution of 3 cm), in order to provide a comprehensive study of the compromises present when deploying radar signals with high-resolution: 1) a four-channel architecture with each channel employing an ADC with 5 GSamples/s, and 2) an eight-channel architecture with each channel employing an ADC with 2.5 GSamples/s. For peak powers of the pulsed source between 10 and 20 dBm and a distance between the radar antenna and the sensing object of 2.4 meters, peak SNR levels between 29 and 39 dB are achieved with the eight-channel architecture, which shows higher peak SNR levels when compared with the four-channel architecture. For the eight-channel architecture and for the same peak powers of the pulsed source, peak SNR levels between 11 and 16 dB are obtained when the distance increases to 13.5 meters. With this evaluation using the peak SNR, it is possible to assess the performance limits when choosing a specific radar range, while keeping the same resolution.

Research on a Novel Inverter Based on DC/DC Converter Topology

The conventional inverters have the shortcomings of straightway conduction in transistors and the difficulty of realizing soft swit￣ching. A novel inverter based on the DC/DC converter topology is presented. The inverter is comprised of a combined Buck/Boost DC/DC converter and a bridge circuit. The front stage converter is controlled to output variable DC voltage and the bridge circuit is used to convert the DC voltage to AC output. The energy feedback technology and one circle control scheme are used t...

PULSE SHRINKING TIME-TO-DIGITAL CONVERTER FOR UWB APPLICATION

A kind of architecture of Time-to-Digital Converter(TDC) for Ultra-WideBand(UWB) application is presented. The proposed TDC is based on pulse shrinking, and implemented in a Field Programmable Gate Array(FPGA) device. The pulse shrinking is realized in a loop containing two Programmable Delay Lines(PDLs) or a two-channel PDL. One line(channel) delays the rising edge and the other line(channel) delays the falling edge of a circulating pulse. Delay resolution of PDL is converted into a digital output code under known conditions of pulse width. This delay resolution measurement mechanism is different from the conventional time interval measurement mechanism based on pulse shrinking of conversion of unknown pulse width into a digital output code. This mechanism automatically avoids the influence of unwanted pulse shrinking by any circuit element apart from the lines. The achieved relative errors for four PDLs are within 0.80%–1.60%.

SIMULATION STUDY OF CHAOS IN DC-DC CONVERTER

A DC DC buck converter c on trolled by naturally sampled, constant frequency PWM is considered. The existe nce of chaotic solutions and the output performance of the system under differen t circuit parameters are studied. The transforming pattern of system behavior fr om steady state to chaotic is discovered by the cascades of period doubling bi furcation and the cascades of periodic orbit in V I phase space. Accordingl y, it is validated that change of values of the circuit parameters may lead DC DC converter to chaotic motion. Performances of the output ripples fro m steady state to chaotic are analyzed in time and frequency domains respective ly. Some important conclusions are helpful for opt imization design of DC DC converter.

A 5MS/s 12-Bit Successive Approximation Analog-to-Digital Converter

With the continuous development of science and technology, digital signal processing is more and more widely used in various fields. Among them, the analog-to-digital converter (ADC) is one of the key components to convert analog signals to digital signals. As a common type of ADC, 12-bit sequential approximation analog-to-digital converter (SAR ADC) has attracted extensive attention for its performance and application. This paper aims to conduct in-depth research and analysis of 12-bit SAR ADC to meet the growing demands of digital signal processing. This article designs a 12-bit, successive approximation analog-to-digital converter (SAR ADC) with a sampling rate of 5 MS/s. The overall circuit adopts a fully differential structure, with key modules including DAC capacitor array, comparator, and control logic. According to the DAC circuit in this paper, a fully differential capacitor DAC array structure is proposed to reduce the area of layout DAC. The comparator uses a digital dynamic comparator to improve the ADC conversion speed. The chip is designed based on the SMIC180 nm CMOS process. The simulation results show that when the sampling rate is 5 MS/s, the effective bit of SAR ADC is 11.92 bit, the SNR is 74.62 dB, and the SFDR is 89.24 dB.

Current Share Control IC Design for Paralleled DC/DC Converters

To keep even current distribution among DC/DC converters in a paralleled power system,an automatic master-slave control （AMSC） current sharing scheme is presented,which was implemented by a current share control IC. A current feedback loop for output voltage adjustment is proposed for low signal distortion. Moreover,a special startup control logic is designed to improve startup timing and to speed up the initial current sharing. It was completed in 1.5μm bipolar-CMOS-DMOS （BCD） technology with an area of 3.6mm^2 . Using it,a paralleled power system of two DC/DC converters capable of outputting 12V/3A was built. Experimental results show that the current sharing error at full load is kept within 1%.

Extract the Output Signal Characteristics of DC-DC Converter Based on Fourier Descriptor

The precondition of realizing feedback controlling DC DC converter to avoid chaotic state is to judge the behavior of the converter and take corresponding measures. In this paper, the output signals under different circuit parameters of the PWM buck converter have been analyzed. The method of using Fourier descriptor to extract output signals characteristics is put forward and proved to be a gist of identifying and classifying the behavior of DC DC converter. This method can establish a good foundation fo...