期刊文献+
共找到3篇文章
< 1 >
每页显示 20 50 100
A novel one-time-programmable memory unit based on Schottky-type p-GaN diode
1
作者 Chao Feng Xinyue Dai +4 位作者 Qimeng Jiang Sen Huang Jie Fan Xinhua Wang Xinyu Liu 《Journal of Semiconductors》 EI CAS CSCD 2024年第3期53-57,共5页
In this work,a novel one-time-programmable memory unit based on a Schottky-type p-GaN diode is proposed.During the programming process,the junction switches from a high-resistance state to a low-resistance state throu... In this work,a novel one-time-programmable memory unit based on a Schottky-type p-GaN diode is proposed.During the programming process,the junction switches from a high-resistance state to a low-resistance state through Schottky junction breakdown,and the state is permanently preserved.The memory unit features a current ratio of more than 10^(3),a read voltage window of 6 V,a programming time of less than 10^(−4)s,a stability of more than 108 read cycles,and a lifetime of far more than 10 years.Besides,the fabrication of the device is fully compatible with commercial Si-based GaN process platforms,which is of great significance for the realization of low-cost read-only memory in all-GaN integration. 展开更多
关键词 wide-bandgap semiconductor one-time programmable Schottky-type p-GaN diode read-only memory device
下载PDF
Design of logic process based low-power 512-bit EEPROM for UHF RFID tag chip 被引量:2
2
作者 金丽妍 LEE J H KIM Y H 《Journal of Central South University》 SCIE EI CAS 2010年第5期1011-1020,共10页
A 512-bit EEPROM IP was designed by using just logic process based devices.To limit the voltages of the devices within 5.5 V,EEPROM core circuits,control gate(CG) and tunnel gate(TG) driving circuits,DC-DC converters:... A 512-bit EEPROM IP was designed by using just logic process based devices.To limit the voltages of the devices within 5.5 V,EEPROM core circuits,control gate(CG) and tunnel gate(TG) driving circuits,DC-DC converters:positive pumping voltage(VPP=4.75 V) ,negative pumping voltage(VNN=4.75 V) ,and VNNL(=VNN/2) generation circuit were proposed.In addition,switching powers CG high voltage(CG_HV) ,CG low voltage(CG_LV) ,TG high voltage(TG_HV) ,TG low voltage(TG_LV) ,VNNL_CG and VNNL_TG switching circuit were supplied for the CG and TG driving circuit.Furthermore,a sequential pumping scheme and a new ring oscillator with a dual oscillation period were proposed.To reduce a power consumption of EEPROM in the write mode,the reference voltages VREF_VPP for VPP and VREE_VNN for VNN were used by dividing VDD(1.2 V) supply voltage supplied from the analog block in stead of removing the reference voltage generators.A voltage level detector using a capacitive divider as a low-power DC-DC converter design technique was proposed.The result shows that the power dissipation is 0.34μW in the read mode,13.76μW in the program mode,and 13.66μW in the erase mode. 展开更多
关键词 electrically erasable programmable read-only memory (EEPROM) logic process DC-DC converter ring oscillator sequential pumping scheme dual oscillation period radio frequency identification (RFID)
下载PDF
Estimates of EEPROM Device Lifetime 被引量:1
3
作者 李蕾蕾 于宗光 郝跃 《Tsinghua Science and Technology》 SCIE EI CAS 2011年第2期170-174,共5页
A method was developed to estimate EEPROM device life based on the consistency for break- down charge, QBD, for constant voltage time dependent dielectric breakdown (TDDB) and constant current TDDB stress tests. Alt... A method was developed to estimate EEPROM device life based on the consistency for break- down charge, QBD, for constant voltage time dependent dielectric breakdown (TDDB) and constant current TDDB stress tests. Although an EEPROM works with a constant voltage, QBD for the tunnel oxide can be extracted using a constant current TDDB. Once the charge through the tunnel oxide, △QFG, is measured, the lower limit of the EEPROM life can be related to QBD/△QFG. The method is reached by erase/write cycle tests on an EEPROM. 展开更多
关键词 electrically erasable programmable read-only memory (EEPROM) time dependent dielectricbreakdown (TDDB) breakdown charge
原文传递
上一页 1 下一页 到第
使用帮助 返回顶部