期刊文献+
共找到1篇文章
< 1 >
每页显示 20 50 100
Analysis of Packet Sending and Receiving by Layer 3 Ethernet Switch CPU
1
作者 Zhao Zhenning Fan Lihan Chen Xiao (Nanjing R&D Institute, Corporation,Nanjing 210012,China) 《ZTE Communications》 2007年第3期48-50,共3页
Designing an Ethernet switch that can assure normal interaction of protocol packets between switches in a network environment of massive traffic is an important matter. Taking the L3 Ethernet switch based on Applicati... Designing an Ethernet switch that can assure normal interaction of protocol packets between switches in a network environment of massive traffic is an important matter. Taking the L3 Ethernet switch based on Application Specific Integrated Circuit (ASIC) as an example,this article analyzes several typical issues about packet receiving and sending by the CPU in a multi-progress environment,including CPU load,software and hardware queue settings,and communication mechanism between CPU and the switch chip. This article gives solutions to these issues mentioned above. The solutions are applicable to Network Processor (NP) issues as well. 展开更多
关键词 Analysis of Packet sending and receiving by Layer 3 Ethernet Switch CPU
下载PDF
上一页 1 下一页 到第
使用帮助 返回顶部