期刊文献+
共找到1篇文章
< 1 >
每页显示 20 50 100
Performance analysis of a complete adiabatic logic system driven by the proposed power clock generator
1
作者 Jitendra Kanungo S.Dasgupta 《Journal of Semiconductors》 EI CAS CSCD 2014年第9期97-103,共7页
We analyze the energy performance of a complete adiabatic circuit/system including the Power Clock Generator (PCG) at the 90 nm CMOS technology node. The energy performance in terms of the conversion efficiency of t... We analyze the energy performance of a complete adiabatic circuit/system including the Power Clock Generator (PCG) at the 90 nm CMOS technology node. The energy performance in terms of the conversion efficiency of the PCG is extensively carried out under the variations of supply voltage, process comer and the driver transistor's width. We propose an energy-efficient singe cycle control circuit based on the two-stage comparator for the synchronous charge recovery sinusoidal power clock generator (PCG). The proposed PCG is used to drive the 4-bit adiabatic Ripple Carry Adder (RCA) and their simulation results are compared with the adiabatic RCA driven by the reported PCG. We have also simulated the logically equivalent static CMOS RCA circuit to compare the energy saving of adiabatic and non-adiabatic logic circuits. In the clock frequency range from 25 MHz to 1GHz, the proposed PCG gives a maximum conversion efficiency of 56.48%. This research work shows how the design of an efficient PCG increases the energy saving of adiabatic logic. 展开更多
关键词 clock-generator energy recovery logic low power single phase sinusoidal clock
原文传递
上一页 1 下一页 到第
使用帮助 返回顶部