期刊文献+
共找到3篇文章
< 1 >
每页显示 20 50 100
船舶振动噪声控制实例分析 被引量:1
1
作者 魏朝辉 王帅 闫福刚 《航海》 2022年第2期38-44,共7页
介绍某船舶在设计建造过程中的振动噪声控制,分析其噪声与振动指标,并对船舶噪声与振动控制方法进行了较详细的论述,同时参照相关标准,对噪声与振动水平进行评价,为相关船型的噪声与振动控制提供参考。
关键词 声学 噪声(振动) 噪声(振动)测试 噪声(振动)评价
下载PDF
Engine Noise Source Identification with Different Methods 被引量:7
2
作者 刘月辉 郝志勇 +2 位作者 毕凤荣 付鲁华 韩松涛 《Transactions of Tianjin University》 EI CAS 2002年第3期174-177,共4页
Engine noise source identification is essential for making noise reduction strategies.Predominant noise sources of engines are normally identified as some cover components such as oil pan, valve cover and front gear c... Engine noise source identification is essential for making noise reduction strategies.Predominant noise sources of engines are normally identified as some cover components such as oil pan, valve cover and front gear cover etc. The radiated noise sources of a 6-cylinder construction diesel engine are identified with two methods-lead covering technique and surface vibration technique,and the ranking of the major cover on the basis of acoustic power is presented in this paper. Firstly the sound power level of these cover components and their contributions to the total acoustic power are determined with lead covering method under hemi-anechoic condition. Then the vibration characteristics of these components are investigated. The sound power level of various components is predicted via the mean square area average vibration. Both results basically agree well and verify the effectiveness of both techniques in engineering field. 展开更多
关键词 ENGINE VIBRATION noise source lead covering technique
下载PDF
A Low Jitter Design of Ring Oscillators in 1.25GHz Serdes 被引量:1
3
作者 肖磊 刘玮 杨莲兴 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2008年第3期490-496,共7页
A new configuration for delay cells used in voltage controlled oscillators is presented. A jitter comparison between the source-coupled differential delay cell and the proposed CMOS inverter based delay cell is given.... A new configuration for delay cells used in voltage controlled oscillators is presented. A jitter comparison between the source-coupled differential delay cell and the proposed CMOS inverter based delay cell is given. A new method to optimize loop parameters based on low-jitter in PLL is also introduced. A low-jitter 1.25GHz Serdes is implemented in a 0.35μm standard 2P3M CMOS process. The result shows that the RJ (random jitter) RMS of 1.25GHz data rate series output is 2. 3ps (0. 0015UI) and RJ (1 sigma) is 0. 0035UI. A phase noise measurement shows - 120dBc/Hz@100kHz at 1111100000 clock-pattern data out. 展开更多
关键词 SERDES voltage controlled ring oscillator low jitter
下载PDF
上一页 1 下一页 到第
使用帮助 返回顶部