期刊文献+
共找到4篇文章
< 1 >
每页显示 20 50 100
1.7GHz压控FBAR振荡器设计
1
作者 张大为 童筱钧 《微计算机信息》 2009年第32期208-210,共3页
本文介绍了薄膜体声波谐振器(FBAR)的基本原理和几种主要结构。讨论了FBAR薄膜生长的工艺过程,并给出了本实验各层薄膜的生长条件,本试验所制作的FBAR采用固态装配型结构,经测量得FBAR的谐振频率为1.7GHZ。最后根据FBAR谐振频率随着电... 本文介绍了薄膜体声波谐振器(FBAR)的基本原理和几种主要结构。讨论了FBAR薄膜生长的工艺过程,并给出了本实验各层薄膜的生长条件,本试验所制作的FBAR采用固态装配型结构,经测量得FBAR的谐振频率为1.7GHZ。最后根据FBAR谐振频率随着电压变化的特性设计出基于FBAR的Colpitts压控振荡器,解决了由于在压控振荡器中使用变容二极管作为调频元件所引入大量的噪声造成振荡器整体性能降低的问题。 展开更多
关键词 谐振器 薄膜体声波谐振器 振荡器设计
下载PDF
调频信道机中一种数字锁相振荡器的设计
2
作者 马翼川 余国文 卢益民 《无线电通信技术》 北大核心 2000年第3期62-64,共3页
介绍了“吞除脉冲”式串行数字锁相频率合成器MB1501,在MCU(微控制器)及C51编程语言的支持下,利用场效应管振荡器构成的一种数字锁相振荡器。它具有结构简单,稳定性好,精度高,易实现等特点。
关键词 数字锁相 频率合成器 振荡器设计 调频信道机
下载PDF
Design of 1GHz Local Oscillator with DLL -Based Frequency Multiplier Technique
3
作者 李金城 仇玉林 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2001年第8期967-970,共4页
A new method of synthesizing 1GHz based on a 0 5μm CMOS D LL is proposed,which can synthesize frequency with simple logic and amplifiers.T he designed frequency synthesizer consists of a DLL (Delay-Locked Loop) and... A new method of synthesizing 1GHz based on a 0 5μm CMOS D LL is proposed,which can synthesize frequency with simple logic and amplifiers.T he designed frequency synthesizer consists of a DLL (Delay-Locked Loop) and a b uilding block of synthesizing logic.The reference frequency input into this freq uency synthesizer is 25MHz and the synthesized frequency is 1GHz. 展开更多
关键词 DLL PLL frequency synthesizer VCDL VCO transce iver local oscillator
下载PDF
Coordinated and uncoordinated design of LFO damping controllers with IPFC and PSS using ICA and SFLA 被引量:1
4
作者 Mahdi Toupchi Khosroshahi Farhad Mohajel Kazemi +1 位作者 Mohammad Reza Jannati Oskuee Sajad Najafi-Ravadanegh 《Journal of Central South University》 SCIE EI CAS CSCD 2015年第9期3418-3426,共9页
A single machine-infinite-bus(SMIB) system including the interline power flow controllers(IPFCs) and the power system stabilizer(PSS) controller is addressed. The linearized system model is considered for investigatin... A single machine-infinite-bus(SMIB) system including the interline power flow controllers(IPFCs) and the power system stabilizer(PSS) controller is addressed. The linearized system model is considered for investigating the interactions among IPFC and PSS controllers. To improve the stability of whole system again different disturbances, a lead-lag controller is considered to produce supplementary signal. The proposed supplementary controller is implemented to improve the damping of the power system low frequency oscillations(LFOs). Imperialist optimization algorithm(ICA) and shuffled frog leaping algorithm(SFLA) are implemented to search for optimal supplementary controllers and PSS parameters. Moreover, singular value decomposition(SVD) method is utilized to select the most effective damping control signal of IPFC lead-lag controllers. To evaluate the system performance, different operating conditions are considered. Reponses of system in five modes including uncoordinated and coordinated modes of IPFC and PSS using ICA and SFLA are studied and compared. Considering the results, response of system without controller shows the highest overshoot and the longest settling time for rotor angel at the different operating conditions. In this mode of system, rotor speed has the highest overshoot. Rotor angel in the system with only PSS includes lower overshoot and oscillation than system without controller. When PSS is only implemented, rotor speed deviation has the longest settling time. Rotor speed deviation in the uncoordinated mode of IPFC and PSS shows lower overshoot than system with only PSS and without controller. It is noticeable that in this mode, rotor angel has higher overshoot than system with only PSS. The superiority of the suggested ICA-based coordinated controllers is obvious compared with SFLA-based coordinated controllers and other system modes. Responses of coordinated PSS and IPFC SFLA-based supplementary controllers include higher peak amplitude and longer settling time compared with coordinated IPFC and PSS ICA-based controllers. This comparison shows that overshoots, undershoots and the settling times are reduced considerably in coordinated mode of IPFC based controller and PSS using ICA. Analysis of the system performance shows that the proposed method has excellent response to different faults in power system. 展开更多
关键词 interline power flow controller(IPFC) controller imperialist competitive optimization algorithm power system stabilizer(PSS)
下载PDF
上一页 1 下一页 到第
使用帮助 返回顶部