期刊文献+
共找到1篇文章
< 1 >
每页显示 20 50 100
A Low Power SRAM/SOI Memory Cell Design
1
作者 于洋 赵骞 邵志标 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2006年第2期318-322,共5页
A modified four transistor (4T) self-body-bias structured SRAM/SOI memory cell is proposed. The structure is designed and its parameters are obtained by performance simulation and analysis with TSUPREM4 and MEDICI.T... A modified four transistor (4T) self-body-bias structured SRAM/SOI memory cell is proposed. The structure is designed and its parameters are obtained by performance simulation and analysis with TSUPREM4 and MEDICI.The structure saves area and its process is simplified by using the body resistor with buried p^+ channel beneath the nMOS gate instead of the pMOS of 6T CMOS SRAM. Furthermore, this structure can operate safely with a 0.5V supply voltage, which may be prevalent in the near future. Finally, compared to conventional 6T CMOS SRAM,this structure's transient responses are normal and its power dissipation is 10 times smaller. 展开更多
关键词 SRAM/SOI memory cell self body bias low power
下载PDF
上一页 1 下一页 到第
使用帮助 返回顶部