期刊文献+
共找到3篇文章
< 1 >
每页显示 20 50 100
去除Windows无用的登录框
1
作者 司空寒刀 《网络与信息》 2004年第4期84-84,共1页
在Windows系列所有版本系统进入到桌面前,都会弹出一个用户登录界面,要求用户输入用户名和密码,只有输入无误后方可进入系统。这种机制无疑大大地提高了系统的安全性,但是对于个人用户,特别是家庭用户来说却显得画蛇添足。能不能跳过这... 在Windows系列所有版本系统进入到桌面前,都会弹出一个用户登录界面,要求用户输入用户名和密码,只有输入无误后方可进入系统。这种机制无疑大大地提高了系统的安全性,但是对于个人用户,特别是家庭用户来说却显得画蛇添足。能不能跳过这一步骤,实现自动登录呢?请看下面介绍的方法。 展开更多
关键词 WINDOWS 登录框 自动登录 清除密码 系统设置法 注册表
下载PDF
The Simulation and Optimization Design of Adams-based Engine Suspension System 被引量:1
2
作者 Jianxin XlE Xiaole Wang Chao LIU 《International Journal of Technology Management》 2014年第8期158-161,共4页
In this study, the engine suspension system was optimized for making the vibration between engine and car body minimized, and also the optimization was simulated using software Adams. The purpose of this study was to ... In this study, the engine suspension system was optimized for making the vibration between engine and car body minimized, and also the optimization was simulated using software Adams. The purpose of this study was to research the vibration isolation of the engine mounting system and implement multi-objective optimization for the intrinsic frequency. In this paper, the optimization was implemented in two ways: (1) the intrinsic frequency was optimized by reasonably allocating it: (2) the intrinsic frequency was optimized using energy decoupling. The optimized intrinsic frequencies were simulated using software Adams and then the simulation results were compared. The simulation results showed that the optimized energy distribution was almost up to 90% and the decoupling degree was greatly improved by comparing the initial data, proving the optimized data played a geater effect on engine vibration isolation and further verifying the feasibility of optimization design method. 展开更多
关键词 Engine Suspension System Optimization Design SIMULATION ADAMS
下载PDF
Physical design method of MPSoC
3
作者 LIU Peng XIA Bing-jie TENG Zhao-wei 《Journal of Zhejiang University-Science A(Applied Physics & Engineering)》 SCIE EI CAS CSCD 2007年第4期631-637,共7页
Floorplan, clock network and power plan are crucial steps in deep sub-micron system-on-chip design. A novel di- agonal floorplan is integrated to enhance the data sharing between different cores in system-on-chip. Cus... Floorplan, clock network and power plan are crucial steps in deep sub-micron system-on-chip design. A novel di- agonal floorplan is integrated to enhance the data sharing between different cores in system-on-chip. Custom clock network con- taining hand-adjusted buffers and variable routing rules is constructed to realize balanced synchronization. Effective power plan considering both IR drop and electromigration achieves high utilization and maintains power integrity in our MediaSoC. Using such methods, deep sub-micron design challenges are managed under a fast prototyping methodology, which greatly shortens the design cycle. 展开更多
关键词 Physical design Fast prototyping FLOORPLAN Clock tree synthesis (CTS) Power plan Multiprocessor system-onchip (MPSoC)
下载PDF
上一页 1 下一页 到第
使用帮助 返回顶部