A digital phase-locked loop (DPLL) based on a new digital phase-frequency detector is presented. The self-calibration technique is employed to acquire wide lock range,low jitter, and fast acquisition. The DPLL works...A digital phase-locked loop (DPLL) based on a new digital phase-frequency detector is presented. The self-calibration technique is employed to acquire wide lock range,low jitter, and fast acquisition. The DPLL works from 60 to 600MHz at a supply voltage of 1.8V. It also features a fraetional-N synthesizer with digital 2nd-order sigma-delta noise shaping, which can achieve a short lock time,a high frequency resolution,and an improved phase-noise spectrum. The DPLL has been implemented in SMIC 0. 18μm 1.8V 1P6M CMOS technology. The peak-to-peak jitter is less than 0. 8% of the output clock period and the lock time is less than 150 times of the reference clock period after the pre-divider.展开更多
A capacitor self-calibration circuit used in a successive approximation analog-to-digital converter (SA-ADC) is presented. This capacitor self-calibration circuit can calibrate erroneous data and work with the ADC b...A capacitor self-calibration circuit used in a successive approximation analog-to-digital converter (SA-ADC) is presented. This capacitor self-calibration circuit can calibrate erroneous data and work with the ADC by adding an additional clock period. This circuit is used in a 10 bit 32 Msample/s time-interleaved SA- ADC. The chip is implemented with Chart 0. 25 μm 2. 5 V process and totally occupies an area of 1.4 mm× 1.3 mm. After calibration, the simulated signal-to-noise ratio (SNR) is 59. 586 1 dB and the spurious-free dynamic range (SFDR) is 70. 246 dB at 32 MHz. The measured signal-to-noise and distortion ratio (SINAD) is 44. 82 dB and the SFDR is 63. 760 4 dB when the ADC samples a 5.8 MHz sinusoid wave.展开更多
A fractional-N frequency synthesizer for 433/868MHz SRD applications is implemented in a 0.3μm CMOS process. A wide-band VCO and an AFC are used to cover the desired bands. A 3bit third order sigma-delta modulator is...A fractional-N frequency synthesizer for 433/868MHz SRD applications is implemented in a 0.3μm CMOS process. A wide-band VCO and an AFC are used to cover the desired bands. A 3bit third order sigma-delta modulator is adopted to reduce the out-band phase noise. The measurements show a VCO tuning range from 1.31 to 1.88GHz with AFC working correctly,an out-band phase noise of -139dBc/Hz at 3MHz offset frequency, and a fractional spur of less than - 60dBc. The chip area is 1.5mm × 1.2mm and the total current dissipation including LO buffers is 19mA from a single 3.0V supply voltage.展开更多
Comparator offset cancellation and capacitor self-calibration techniques used in a successive approximation analog-to-digital converter (SA-ADC) are described. The calibration circuit works in parallel with the SAAD...Comparator offset cancellation and capacitor self-calibration techniques used in a successive approximation analog-to-digital converter (SA-ADC) are described. The calibration circuit works in parallel with the SAADC by adding additional calibration clock cycles to pursue high accuracy and low power consumption, and the calibrated resolution can be up to 14bit. This circuit is used in a 10bit 3Msps successive approximation ADC. This chip is realized with an SMIC 0. 18μm 1.8V process and occupies 0.25mm^2 . It consumes 3. 1mW when operating at 1.8MHz. The measured SINAD is 55. 9068dB, SFDR is 64. 5767dB, and THD is - 74. 8889dB when sampling a 320kHz sine wave.展开更多
A fully integrated integer-N frequency synthesizer is implemented.The synthesizer is designed for low intermediate frequency (IF)ZigBee transceiver applications.Techniques used to make the loop bandwidth constant ac...A fully integrated integer-N frequency synthesizer is implemented.The synthesizer is designed for low intermediate frequency (IF)ZigBee transceiver applications.Techniques used to make the loop bandwidth constant across the whole output frequency range of the voltage controlled oscillator(VCO)are adopted to maintain phase noise optimization and loop stability.In-phase and quadrature(IQ)signals are generated by a 1/2 frequency divider at the output of the VCO.The synthesizer is fabricated in 0.18 μm radio frequency(RF) complementary metal oxide semiconductor transistor (CMOS)technology.The chip area is 1.7 mm2.The synthesizer is measured on wafer.It consumes totally 28.8 mW excluding output buffers from a supply voltage of 1.8 V.The measured phase noise is -110 and -122 dBc/Hz at the offset of 1 and 3 MHz from a 2.405 GHz carrier,respectively.The measured reference spur at a 2 MHz offset from a 2.405 GHz carrier is-48.2 dBc.The measured setting time of the synthesizer is about 160 μs.展开更多
The self-calibrating Palmer Drought Severity Index (PDSI) is calculated using newly updated ground observations of monthly surface air temperature (SAT) and precipitation in China. The co-variabilities of PDSI and SAT...The self-calibrating Palmer Drought Severity Index (PDSI) is calculated using newly updated ground observations of monthly surface air temperature (SAT) and precipitation in China. The co-variabilities of PDSI and SAT are examined for summer for the period 1961-2004. The results show that there exist decadal climate co-variabilities and strong nonlinear interactions between SAT and soil moisture in many regions of China. Some of the co-variabilities can be linked to global warming. In summer,sig-nificant decadal co-variabilities from cool-wet to warm-dry conditions are found in the east region of Northwest China,North China,and Northeast China. An important finding is that in the west region of Northwest China and Southeast China,pronounced decadal co-variabilities take place from warm-dry to cool-wet conditions. Because significant warming was observed over most areas of the global land surface during the past 20-30 years,the shift to cool-wet conditions is a unique phenomenon which may deserve much scientific attention. The nonlinear interactions between SAT and soil moisture may partly account for the observed decadal co-variabilities. It is shown that anomalies of SAT will greatly affect the climatic co-variabilities,and changes of SAT may bring notable influence on the PDSI in China. These results provide observational evidence for increasing risks of decadal drought and wet-ness as anthropogenic global warming progresses.展开更多
An in situ calibration system is a versatile exploration instrument for electrochemical sensors investigating the biochemical properties of the marine environment. The purpose of this paper is to describe the design o...An in situ calibration system is a versatile exploration instrument for electrochemical sensors investigating the biochemical properties of the marine environment. The purpose of this paper is to describe the design of an auto-calibrating system for electrochemical (pH) sensors, which permits two-point in situ calibration, suitable for long-term measurement in deep sea aqueous environments. Holding multiple sensors, the instrument is designed to perform long-term measurements and in situ calibrations at abyssal depth (up to 4000 m). The instrument is composed of a compact fluid control system which is pressure-equilibrated and designed for deep-sea operation. In situ calibration capability plays a key role in the quality and reproducibility of the data. This paper focuses on methods for extending the lifetime of the instrument, considering the fluidics design, mechanical design, and low-power consumption of the electronics controller. The instrument can last 46 d under normal operating conditions, fulfilling the need for long-term operation. Data concerning pH measured during the KNOX18RR cruise (Mid-Atlantic Ridge, July-August, 2008) illustrate the desirable properties of the instrument. Combined with different electrodes (pH, H2, H2S, etc.), it should be of great utility for the study of deep ocean environments, including water column and diffuse-flow hydrothermal fluids.展开更多
文摘A digital phase-locked loop (DPLL) based on a new digital phase-frequency detector is presented. The self-calibration technique is employed to acquire wide lock range,low jitter, and fast acquisition. The DPLL works from 60 to 600MHz at a supply voltage of 1.8V. It also features a fraetional-N synthesizer with digital 2nd-order sigma-delta noise shaping, which can achieve a short lock time,a high frequency resolution,and an improved phase-noise spectrum. The DPLL has been implemented in SMIC 0. 18μm 1.8V 1P6M CMOS technology. The peak-to-peak jitter is less than 0. 8% of the output clock period and the lock time is less than 150 times of the reference clock period after the pre-divider.
文摘A capacitor self-calibration circuit used in a successive approximation analog-to-digital converter (SA-ADC) is presented. This capacitor self-calibration circuit can calibrate erroneous data and work with the ADC by adding an additional clock period. This circuit is used in a 10 bit 32 Msample/s time-interleaved SA- ADC. The chip is implemented with Chart 0. 25 μm 2. 5 V process and totally occupies an area of 1.4 mm× 1.3 mm. After calibration, the simulated signal-to-noise ratio (SNR) is 59. 586 1 dB and the spurious-free dynamic range (SFDR) is 70. 246 dB at 32 MHz. The measured signal-to-noise and distortion ratio (SINAD) is 44. 82 dB and the SFDR is 63. 760 4 dB when the ADC samples a 5.8 MHz sinusoid wave.
文摘A fractional-N frequency synthesizer for 433/868MHz SRD applications is implemented in a 0.3μm CMOS process. A wide-band VCO and an AFC are used to cover the desired bands. A 3bit third order sigma-delta modulator is adopted to reduce the out-band phase noise. The measurements show a VCO tuning range from 1.31 to 1.88GHz with AFC working correctly,an out-band phase noise of -139dBc/Hz at 3MHz offset frequency, and a fractional spur of less than - 60dBc. The chip area is 1.5mm × 1.2mm and the total current dissipation including LO buffers is 19mA from a single 3.0V supply voltage.
文摘Comparator offset cancellation and capacitor self-calibration techniques used in a successive approximation analog-to-digital converter (SA-ADC) are described. The calibration circuit works in parallel with the SAADC by adding additional calibration clock cycles to pursue high accuracy and low power consumption, and the calibrated resolution can be up to 14bit. This circuit is used in a 10bit 3Msps successive approximation ADC. This chip is realized with an SMIC 0. 18μm 1.8V process and occupies 0.25mm^2 . It consumes 3. 1mW when operating at 1.8MHz. The measured SINAD is 55. 9068dB, SFDR is 64. 5767dB, and THD is - 74. 8889dB when sampling a 320kHz sine wave.
基金The National High Technology Research and Development Program of China (863 Program)(No.2007AA01Z2A7)the Scienceand Technology Program of Zhejiang Province (No.2008C16017)
文摘A fully integrated integer-N frequency synthesizer is implemented.The synthesizer is designed for low intermediate frequency (IF)ZigBee transceiver applications.Techniques used to make the loop bandwidth constant across the whole output frequency range of the voltage controlled oscillator(VCO)are adopted to maintain phase noise optimization and loop stability.In-phase and quadrature(IQ)signals are generated by a 1/2 frequency divider at the output of the VCO.The synthesizer is fabricated in 0.18 μm radio frequency(RF) complementary metal oxide semiconductor transistor (CMOS)technology.The chip area is 1.7 mm2.The synthesizer is measured on wafer.It consumes totally 28.8 mW excluding output buffers from a supply voltage of 1.8 V.The measured phase noise is -110 and -122 dBc/Hz at the offset of 1 and 3 MHz from a 2.405 GHz carrier,respectively.The measured reference spur at a 2 MHz offset from a 2.405 GHz carrier is-48.2 dBc.The measured setting time of the synthesizer is about 160 μs.
基金Supported by the National Natural Science Foundation of China (Grant Nos. 40631005 and 40620130113)International Partnership Project of the Chinese Academy of Sciences
文摘The self-calibrating Palmer Drought Severity Index (PDSI) is calculated using newly updated ground observations of monthly surface air temperature (SAT) and precipitation in China. The co-variabilities of PDSI and SAT are examined for summer for the period 1961-2004. The results show that there exist decadal climate co-variabilities and strong nonlinear interactions between SAT and soil moisture in many regions of China. Some of the co-variabilities can be linked to global warming. In summer,sig-nificant decadal co-variabilities from cool-wet to warm-dry conditions are found in the east region of Northwest China,North China,and Northeast China. An important finding is that in the west region of Northwest China and Southeast China,pronounced decadal co-variabilities take place from warm-dry to cool-wet conditions. Because significant warming was observed over most areas of the global land surface during the past 20-30 years,the shift to cool-wet conditions is a unique phenomenon which may deserve much scientific attention. The nonlinear interactions between SAT and soil moisture may partly account for the observed decadal co-variabilities. It is shown that anomalies of SAT will greatly affect the climatic co-variabilities,and changes of SAT may bring notable influence on the PDSI in China. These results provide observational evidence for increasing risks of decadal drought and wet-ness as anthropogenic global warming progresses.
基金Project supported by National Natural Science Foundation of China (No. 40637037)the National High-Tech Research and Development Program (863) of China (No. 2007AA091901)+1 种基金the National Science Foundation of U.S. (No. 0525907)the China Scholarship Council (No. 2009632124)
文摘An in situ calibration system is a versatile exploration instrument for electrochemical sensors investigating the biochemical properties of the marine environment. The purpose of this paper is to describe the design of an auto-calibrating system for electrochemical (pH) sensors, which permits two-point in situ calibration, suitable for long-term measurement in deep sea aqueous environments. Holding multiple sensors, the instrument is designed to perform long-term measurements and in situ calibrations at abyssal depth (up to 4000 m). The instrument is composed of a compact fluid control system which is pressure-equilibrated and designed for deep-sea operation. In situ calibration capability plays a key role in the quality and reproducibility of the data. This paper focuses on methods for extending the lifetime of the instrument, considering the fluidics design, mechanical design, and low-power consumption of the electronics controller. The instrument can last 46 d under normal operating conditions, fulfilling the need for long-term operation. Data concerning pH measured during the KNOX18RR cruise (Mid-Atlantic Ridge, July-August, 2008) illustrate the desirable properties of the instrument. Combined with different electrodes (pH, H2, H2S, etc.), it should be of great utility for the study of deep ocean environments, including water column and diffuse-flow hydrothermal fluids.